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Die tesis handeloor die ontwerp van'n DSP gebaseerde beheerstelsel vir 'n Iyn-
interaktiewe on-onderbreekbare kragbron met drywings-kompensasie met 'n hulp
omsetter vir algemene enegiestoor koppeling. The doel is om 'n wye
verskeindheid energie store in die huidige drywings elektroniese stelsel te
inkorporeer. 'n Tweede omstetter is by die stelsel gevoeg om die energie stelsel
te beheer. 'n Nuwe beheerder is ontwikkel om die omsetter te beheer en
daardeur die energie stoor. Loodsuur batterye, vloei batterye en vliegwiele is
ondersoek om 'n basiese begrip te vorm en te identifiseer wat nodig is vir die
beheer van sulke energie store. Die nuwe DSP beheerder en meetstelsel is
ontwikkel gebaseer op hierde ondervindings. Om die nuwe beheerstelsel te toets
is 'n gs na gs omsetter geïmplementeer vir die beheer van loodsuur en floei
batterye. Die omsetter is geherkonfigureer na 'n gs na ws opstelling en getoets.
Die konfigurasie word gebruik vir die beheer van vliegwiele.
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This thesis presents the design of a DSP based controller system for an auxiliary
converter for generic energy storage connection to a line-interactive power
compensator. The aim is to utilize a wide range of energy storage systems and
incorporate them into the existing power compensator. This was done by adding
a second converter to the system. The new controller was developed to control
this converter and thereby the energy storage. A study was done on lead acid
batteries, flow batteries and flywheels in order to gain a basic understanding of
these systems and identify the requirements for their control. Based on these
findings, a new DSP based controller and measuring system was developed. To
test the new system a dc to dc converter was implemented for the control of lead
acid and flow batteries. A dc to ac converter was also tested for the control of
flywheel energy storage.
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1~Introáuction
1.1 Introduction
The focus of this thesis is the development of a DSP based controller system for
a dual-converter line-interactive power compensator with generic energy storage.
The compensator functions as a medium to high power Uninterrupted Power
Supply (UPS) and shunt power line conditioner. The new controller system has to
handle all the measurements, control calculations and associated inputs and
outputs for the energy storage. The compensator was previously a single
converter compensator and the existing controller does not have the resources to
handle an additional converter. The new generic energy storage system (GESS)
works in combination with a main controller (MC) that handles the power quality
calculations and overall system control.
GESS is designed to work in combination with the MC, but can function on its
own without connection to the MC. This enables the device to be configured for a
wide range of tasks. The GESS is an extension of the main controller and is
responsible for the control of the second converter connected to the energy
storage system. This system is designed to handle a wide range of energy
storage systems with the main focus on flywheels, lead acid batteries and flow
batteries.
/----------------,
I Compensator ~
I I
I I
I I
I I
I I
I I
I I
\ I
"
Converter 2 Converter 1
~~ ~~
- - -}--- - -- - -1- --'
GESS MC
Figure 1-1: Controller Configuration
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1.2 Power Conditioners
The converter is the main building block of a power compensator. The objective
of the converter is to produce an output waveform of which the magnitude and
frequency can be controlled.
Two of the most popular power compensators at medium to low power levels
«1 MW) are generally classified as in-line or line-interactive compensators [3] [4].
The in-line configuration converts full load power to dc and back to ac at all times,
while the line-interactive configuration interacts with the line only when required.
Line-interaction has the benefit of lower losses and improved reliability and life
expectancy.
1--------------------,
In-LineCompensator I
I
I
I
I
I
I
I
I
I
I
J
Converter
1--------------------,
Line-InteractiveCompensator I
I
I
I
I
I
I
I
I
I
I
J
Converter
,------------------_/,------------------_/
Figure 1-2: Compensator Topologies
1.3 Digital Controller
In the real world all signals are analog by nature. A digital controller operates on
data represented by binary numbers that are composed of a restricted number of
bits. A digital controller cannot use real world (analog) signals; the analog signal
has to be converted to a digital representation of that signal by an analog to
digital converter. The digital controller is then capable of using (manipulating) the
data to control or perform a specific task. There are three main types of digital
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processors; microprocessors, microcontrollers and digital signal processors.
Each of the three is optimized to perform a specific task.
Microprocessor: This is a device mainly found in today's personal computers and
laptops. It is optimized to move large amounts of data around. A microprocessor
is not a stand-alone device but requires additional memory and chips to function.
Microcontroller: This is a much simpler device and is not as powerful as the
microprocessor. Microcontrollers are used in a wide variety of applications from
alarm systems to the electric toothbrush. They offer a single chip solution and do
not require a number of external devices. They usually include internal memory.
Digital Signal Processor: There is a wide variety of digital signal processors
(DSPs). DSPs can vary from the functionality of the microprocessor to that of the
microcontroller depending on the application. The main difference is that the DSP
is optimized to handle digital signal processing tasks. DSPs have specialized
functions built in, such as ultra fast multipliers and accumulators. This allows the
DSP to compute algorithms such as digital filtering and Fourier analysis in real
time. DSPs will be used in applications where mathematical calculations
dominate the controller function.
Some advantages of designing with DSPs over microprocessors or controllers
are [36]:
• Single-cycle multiply-accumulate operations
• Real time performance, simulation and emulation
• Flexibility
• Increased system performance
• Reduced system cost
1.4 Thesis Outline
In Chapter 2 the basic working of a power compensator is discussed. The
chapter starts with the basic converter topologies and builds on that until the 250
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kVA line-interactive compensator is discussed. This system forms the basis of
the discussion for the development of the GESS.
In Chapter 3 a study is made of lead acid batteries, flow batteries and flywheels
and of how these energy storage systems can be incorporated into the existing
line-interactive compensator. The aim of this chapter is to arrive at a basic
understanding of these energy storage systems and what is needed to be able to
control them.
The development of the GESS is dealt with in Chapter 4. This includes the
hardware design of the controller, the measuring system and inputs and outputs.
These are all separate components which are combined to form the complete
controller system. All the different devices and components are discussed here.
In Chapter 5 the firmware development for all the PLD devices is described. This
chapter links with Chapter 4 to form the complete hardware solution.
The evaluation of the GESS is done in Chapter 6. The system was tested by
implementing a closed loop de to dc converter which is used to control lead acid
batteries and flow batteries. A basic dc to ac converter was also implemented for
controlling flywheels.
The final conclusions are made in Chapter 7.
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2.1 Introduction
The power compensator is a device that enables the control of electrical power-
flow to and from a load. Depending on the application, the output to the load may
vary from constant or adjustable dc, to an ac load that requires adjustable
frequency and magnitude. The control of power-flow is usually desired as a
means to control one or more non-electrical parameters, eg the speed of a motor,
the temperature of an oven or the intensity of lighting.
The power-flow through a compensator can be in both directions, from the utility
to the load or from the load to the utility. The power compensator usually consists
of more than one power conversion stage [4]. These stages are connected by
energy storage elements such as capacitors. A power conversion stage is called
a converter. The power electronic switches are the basic building blocks of a
converter.
The output voltage and power can be controlled by controlling the switching of
the semiconductor devices.
Inp
I I
Converter 1 Converter 2
ut ~(f ~(f Out:;:::r:;
I I
put
Figure 2-1: Power Conditioner
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2.2 Converter Topologies
2.2.1 Three Phase Converter
The three-phase converter topology can be derived by using three half-bridge
converters, with each half-bridge supporting one phase of the load. There are two
switches in each half-bridge and six switches in total in the three-phase converter
(Figure 2-2). In applications such as uninterruptible power supplies and motor
drives, three-phase converters are commonly used to supply three-phase loads.
The three-phase, three wire, converter can generate only two independent output
voltages, as the phases are coupled.
In the three-wire configuration there is no path for neutral currents to flow, and for
this reason only balanced three phase loads are connected. Load variations also
affect the dc-bus capacitors. The coupling effect will cause the star-point to float,
depending on the state of the switches.
The four-wire configuration enables neutral currents to flow back to the centre-
point of the dc-bus capacitors, acting as a ground return. Unbalanced loads can
now be connected to the converter. The disadvantage of this setup is that the
neutral currents, containing high frequency components, must flow through the
dc-bus capacitor, shortening the life expectancy considerably.
Figure 2-2: Three-Phase Converter
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2.2.1.1 Pulse Width Modulated Switching
To obtain balanced three-phase output voltage waveform, three
sinusoidal control signals, V contrA, V contrB and V contrC, that are 120 degrees
out of phase, are compared to a triangular waveform in order to generate
the switching signals. These waveforms can be seen in Figure 2-3.
Figure 2-3: Generation of 3(1)Control Waveforms
The frequency of the triangular waveform establishes the converter
switching frequency. The output voltages follow the changes in the
amplitude and frequency of the control signals. The frequency of the
control signal (e.g. VcontrA) is the fundamental frequency of the output
voltage (Figure 2-4) in each phase. The output of each phase depends
only on Vde and the switch status; the output voltage is independent of the
output of the load current since one of the two switches in a phase is
always on at any instant.
The average dc component of the output is identical in each phase which
is measured with respect to the negative dc bus. These dc components
are cancelled out in the line-to-line voltages.
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 19
v~
r--- :--- ,._ .........,
Voe
v~
:--- - r- r----
1
Voe
Figure 2-4: Phase Output Voltage of Three Phase Converter
The peak value of the fundamental component in one of the converter phases is:
tT = VDC
aN 2 (2-1)
In three-phase converters, only the harmonics in the line-to-line voltages are of
concern. To calculate the line-to-line voltages the output of each phase is
subtracted from the other phases. The result is a three-level voltage output with a
higher frequency content. This high frequency component can be filtered out with
a low pass filter, leaving the output voltage containing only the fundamental
frequency (Figure 2-5). The maximum line-to-line rms voltage at the fundamental
is:
(2-2)
This equation is only valid for direct sinusoidal control
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1
Fundamental Voc
VLL
Figure 2-5: Line-to-Line Voltage
2.2.2 Four Phase Converter with Switched Neutral
The operation and control of a four-phase converter do not differ much from
those of the three-phase converter. The star-point of the outputs of the load
connects to the output of the fourth phase arm. The star point can therefore be
forced to a specific voltage, making the outputs of the three main phase arms
decoupled.
Figure 2-6: Four-Phase Converter with Switched Neutral
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This enables the control of each phase independently. Neutral currents now flow
to the switched neutral point, solving the problem of switching current through the
dc-bus capacitors.
There are two basic approaches to controlling the output of the fourth phase arm.
When using space vector control, all three dimensions can be utilized, due to the
return path for the zero sequence (neutral) currents. The second method is to
pulse width modulate the fourth phase arm to a fixed voltage, simulating the dc-
bus centre-point.
2.3 250 kVA Line-Interactive Compensator
The 250 kVA line-interactive compensator discussed below is an existing
industrial UPS system. It is capable of active power filtering, voltage regulation
and dip compensation. It has been installed in various locations across the world,
protecting sensitive loads, increasing the power quality and reliability on mini-grid
networks. The device is interfaced with lead acid batteries as energy storage.
The energy storage enables the device to compensate for dips and power
outages on the supply.
This system forms the basis of the discussion for development of the GESS.
AC Supply
<.
Load
Converter
Figure 2-7: Shunt Line-Interactive Compensator
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2.3.1 Controller
The existing MC is for a single converter shunt line-interactive compensator. The
main components of the MC are the TMS320C31-50 floating point DSP from
Texas Instruments [32] and an EPM81500 FPGA from Altera. A separate
controller with a TMS320C50 DSP from Texas Instruments [33] is used to control
the human interface and LCD display. All the control algorithms and overall
system processing is done by the MC.
The converter is electrically isolated from the controller using fibre optic
interconnections. Ten transmitters and ten receivers are used to send PWM
signals to the converter and to monitor the status.
The MC switches the converter at 5 kHz. The various currents and voltages are
measured and sampled at the switching frequency. Due the high switching
harmonic content of the measured signal it has to be filtered before being
sampled by the analog to digital converters. This process will be fully explained in
section 2.3.3.1.
/---------------------~
(
Measurements
Communications
Control
Optic Inputs/Outputs
,-------------------_/
Figure 2-8: Main Controller Overview
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2.3.2 Single Converter Configuration
Converter1
BESS
..l-
T
Figure 2-9: Normal Line-Interactive Configuration
This UPS system consists of a single 250 kVA four-phase switched neutral
converter. Each phase of the converter is made up of a three-phase IGBT
module containing six switches. The top three and bottom three switches are
switched in parallel. The converter phase current is shared between the three
phases of the module. The reason for this is to be able to reach a higher power
rating.
,,,,
/
Voe
(:q
"---- ~S?~~S?~ .>:
Figure 2-10: IGBT Module
Each IGBT module is optically isolated from the MG. Two error signals, for the
top and bottom switches respectively, monitor the health of each module. An
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error will be generated internally by the module on over-current, over-
temperature and under-voltage on the gating signals. The dc-bus is connected to
an 800V lead acid battery bank. A dc-dump configuration is connected to the
centre point of the dc-bus to protect it from over-voltage.
2.3.3 Dual Converter Configuration
Converter2
FESS
~
Figure 2-11: Line-Interactive Configuration with Auxiliary Converter
Adding a second converter to the UPS system allows complex energy storage
systems to be utilized. Both the converters are identical. The main converter
controls the output waveform while the second converter controls the energy
storage system. When ac energy storage is used, such as with a flywheel, the
second converter is used in an ac to dc configuration. A dc to dc configuration
can also be used to step the voltage up or down for a dc energy storage such as
lead acid or flow batteries. The converter keeps the dc-bus voltage constant
under variable battery loads.
In Figure 2-12 the various connections and measurements which control the
second converter can be seen. Note that the connections for converter 1 are not
shown in the figure.
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Figure 2-12: Control and Measurement Connections
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2.3.3.1 DC to DC Configuration
When converter 2 is used in a dc to dc configuration, all four phases are
connected in parallel. All the top (and bottom) switches are switched
simultaneously. Flow batteries (section 3.4) have a relatively low output voltage
and to reach the maximum system output power of 250 kW, large currents are
drawn. For example:
!=p
V
250kW
(2-3)
=---
150 V
=1.66 kA
A single switch is not able to handle 1.66 kA, which is the reason why the current
has to be shared by the phases (Figure 2-15).
The phases of the converter cannot be controlled individually because of the
limitations of the measuring system of the MG. All the measurements in the MG
are sampled only once in a 5 kHz period. If the timing of the phase
measurements can be controlled individually or oversampled, the problem can be
solved. This allows the output to be split between two energy storage systems
(Figure 2-16), for instance two flow batteries or a combination of flow- and lead
acid batteries (section 3.3). Each of the energy storage systems can now be
individually controlled with two phase arms. If only one energy storage system
has to be serviced, the system can function at half capacity.
When large amounts of power are drawn from batteries the voltage can drop
significantly due to internal resistance. This limits the output voltage of the
system when the batteries are connected directly on the dc-bus. Figure 2-13
shows how the de-bus voltage drops when a large amount of power is extracted
from the batteries. This in turn affects the system output voltage.
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The line-to-line output voltage of the shunt power compensator can be seen in
Figure 2-14. These tests were done externally.
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Figure 2-13: DC-Bus Voltage with 250kW Battery Load Test
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Figure 2-14: Line-to-Line Output Voltage with 250kW Load Test
To keep the dc-bus voltage constant, the battery voltage has to be stepped up, or
the dc-bus voltage stepped down, depending on the direction of the power flow.
The configuration for the step-up and step-down converter stays the same. The
converter is a two-quadrant configuration i.e. power can flow in both directions.
Taking the dc-bus as source, a step-down converter is implemented.
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Figure 2-15: Single Energy Storage DC to DC Configuration
Figure 2-16: Dual Energy Storage DC to DC Configuration
The battery voltage can be controlled by changing the duty cycle, 0, of the
switches. The PWM control signal, at a specified 0, is generated by comparing a
triangular wave to the control voltage Vcontrol.
D = tTOP = 1- tBOT = VBESS
t; t; VDC
(I-D) = tBOT
t;
(2-4)
Where:
trop = top switches on
tSOT= bottom switches on
Ts = switching period
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Equation (2-4) is derived from the fact that the average voltage across an
inductor is equal to zero (Figure 2-18).
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Figure 2-17: PWM Control Signal Generation
T
voc-veEss
lrop laOT
_ls
Figure 2-18: Phase Output Waveforms
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The phase current contains a high harmonic content at the switching frequency.
By looking at the voltage over the inductor, the ripple current can be calculated
as follows:
For example:
6
50
40
Ill. [A] 30
20
10
0
0
V=L di
dt
V - L dia
BESS - (1- D)Ts
M = VBESS (1- D)T.aLS
(2-5)
VBESS = 400 V
L =800 uH
D=0.5
11', =-=0.2 ms
Is
M = VBESS (1- D)T.aLs
= 400 (0.5)(0.0002)
800x10--{i
=50A
(2-6)
Voc=800V
L=800uH
Ts=200us
0.2 0.6 0.80.4
D
Figure 2-19: Phase Current Ripple
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In Figure 2-19 it can be seen that the ripple current is at a maximum when the
duty ratio is 50%. To reduce this ripple current, each phase arm can be switched
90 degrees out of phase (interleaved switching). The problem is that the
measurements are all taken at the same time for all the phases. Because of the
high ripple content, this will result in a different current reading for each phase.
This ripple content plays a significant role in the closed-loop current control of the
step down converter. As mentioned in section 2.3.1, the currents for the Me are
sampled at the switching frequency of 5 kHz. With high ripple content these
measurements are not very reliable. If the converter is switching at a fixed duty
ratio the ripple current waveform will stay the same. The Me measurement
system always samples at the same place (time) in the current waveform. By
doing this the measuring system makes a dc error (aliasing) on the current
measurement as shown in Figure 2-20.
-\- ----
Average
Figure 2-20: Current Measurement Error
This problem becomes worse if the duty ratio varies in time. The error changes
from linear (de) to non-linear (varying error).
To counter this problem, an analog low pass filter is implemented in the Me
measurement system before sampled by the analog to digital converters. This in
turn affects the dynamic response of the control loop.
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2.3.3.2 AC to DC Converter Configuration
When ac to dc operation is required, converter 2 is configured as a standard
three-phase converter. This configuration is used when flywheels are connected
as energy storage. A flywheel is, in essence, an electric machine connected to a
rotating mass. The control of the flywheel depends on which type of machine is
used.
Figure 2-21: AC to DC Configuration
In high-speed flywheels, friction losses have to be kept to a minimum. This is
achieved by sealing the flywheel in a vacuum and using magnetic bearings. To
prevent frictional losses, dc machines are not used because of the physical
contact of the brushes on the rotor. Dc machines are also expensive and require
frequent maintenance. Induction machines seem like a perfect solution, they are
inexpensive and do not require continuous maintenance, but the generative
properties of the induction machine are not satisfactory [7]. Synchronous
machines have better generative properties because of their ability to control the
power factor by changing the dc excitation, but again the synchronous machine
has sliprings (brushes) that connect to the rotor windings. The most popular
choice is the permanent magnet synchronous machine. The rotor has no
contacts except the top and bottom bearings, reducing the friction losses.
Therefore most manufacturers of high-speed flywheels use this type of machine
in their designs.
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2.4 Conclusion
The Me was not designed to control two converters in addition to an energy
storage system. It does not have sufficient 110 ports and processing power to
handle the additional overhead of the second converter and energy storage
system.
To control and utilize the full potential of a complex energy storage system a
flexible measuring system is needed. This will allow the use of interleaved
switching and the ability to incorporate dual energy storages. The measuring
system of the Me was not designed to handle the additional complex
measurements involving a second converter and energy storage.
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3. f£nergy Storage Systems
3.1 Introduction
Electrical energy can be stored in many forms. These can be chemical, as in
batteries, electrostatic, as charge in capacitors, the gravitational potential energy
of water generating electricity or in the kinetic energy of a rotating mass. Most
active power conditioners, e.g. power quality compensators, end-of-line support
systems and peak-shaving systems, use lead-acid batteries for energy storage
[11]. Due to the constant dc voltage nature of these batteries, they can usually be
connected directly to the dc side of a converter. When full capacity needs to be
used, the voltage variation between charge and discharge can become too high.
Using the direct battery connection limits the energy storage of the power
conditioner to lead acid or equivalent battery technology. By adding a second
converter to the power conditioner, different energy storage systems can be
combined with the existing system. This allows for the dc voltage to be stepped
up or down in a dc to dc configuration or power to be absorbed from a flywheel in
an ac to dc configuration. This Chapter will focus on flywheels, lead-acid batteries
and flow batteries, in order to establish the requirements for the GESS control.
The layout and configuration of the compensator were discussed in Chapter 2.
DC
DC
DC
..L
T
FESS
~
BESS
Figure 3-1: Converter Topologies
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3.2 Flywheel Energy Storage
3.2.1 Introduction
Flywheels are one of the oldest forms of energy storage, and are now being
considered again for a much wider field of utilization, competing with
electrochemical batteries. Flywheels operate on a simple principle of storing
kinetic energy in a rotating mass.
In ancient potteries, a kick at the lower wheel of the rotating table was the energy
input to maintain rotation. The rotating mass stores the short energy input so
rotation can be maintained at a fairly constant rate. Flywheels have been applied
in steam and combustion engines for the same purpose since the time of their
invention. The application of flywheels for longer storage times is much more
recent, and has been made possible by developments in materials science and
bearing technology.
Traditionally, flywheels have been large steel wheels rotating at low speed.
Consequently their utilization has been limited due to space constraints.
With the advent of modern materials and techniques such as high strength
composites, permanent magnets and power electronics, it is now possible to
utilize a "modern flywheel" to store energy for electrical applications [6].
3.2.2 Energy Content
Flywheels are capable of storing large amounts of power, which makes them
useful in short events requiring large amounts of power like UPS systems. The
size of the flywheel and of the motor generator depends on whether the
application requires a long or short discharge. A long discharge would require a
large flywheel and a small motor generator, while a short discharge would require
the opposite. The rate at which energy can be exchanged into or out of the
flywheel is limited only by the motor/generator design [38]. Therefore, it is
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possible to withdraw large amounts of energy in a far shorter time than with
traditional chemical batteries (high turn-around efficiency) [6], [38].
The energy content of a rotating mechanical system is:
(3-1)
Where:
J = moment of inertia.
w = angular velocity.
The moment of inertia is a function of the mass and shape of the object. This is
defined as:
(3-2)
a = inertial constant (depends on shape).
x = distance from the axis.
dm= differential mass.
With x as a constant radius r the solution to the integral is:
J = amr' (3-3)
1 2 2W = -ur mea
2
(3-4)
and the equation per unit of mass:
122W = -ur 0)
m 2 (3-5)
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This equation shows that angular velocity is much more important than the mass
to obtain high stored energy.
The tensile strength of the material dictates the upper limit of the angular velocity,
thus to extract maximum energy from a flywheel with fixed dimensions, a material
which combines low density with high tensile strength should be used [39].
3.2.3 Flywheel shape factor
For a simple ring flywheel the inertial constant (shape factor) a is equal to 1. The
shape factor is a measure of the efficiency with which the flywheel's geometry
uses the material's strength. The ideal shape of the flywheel would result in
biaxial, tangential and radial stresses in the material being uniform and a = 2.
These flywheels are thickest near the axis and thinnest at the rim. This is the
classical steam engine design. Table 1 [6], [38] shows the shape factor for
different flywheel designs
Table 1: Flywheel Shape Factor
Flywheel shape u
Constant stress disk 1.862
Flat unpierced disc 1.212
Thin ring 1.000
Flat pierced disc 0.610
Designs where composite materials are used differ from the classic flywheel
design. The reason is that in fibre materials the tensile strength is high in only
one direction. This means the biaxial and tangential stresses must be limited. In
practice, rims of finite thickness are used and are not stressed uniformly. For this
design the shape factor is typically a = 0.8.
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To design a flywheel with maximum stored energy depends on many different
factors: Material design stress, material density, total mass and flywheel shape.
Table 2 [6] shows how certain materials cope with rotating stresses.
Table 2: Flywheel Energy and Design Stress
Material Design stress Useful energy
[10
6%J [103?{gJ
Wood 30 21
Mild steel 300 29.5
E-glass 60% fibre/epoxy 250 50.4
S-glass 60% fibre/epoxy 350 70.5
Maraging steel 900 86.4
Titanium alloy 650 110.8
Carbon 60% fibre/epoxy 750 185.7
Kevlar 60% fibre/epoxy 1000 274.3
3.2.4 Energy Discharge
When discharging a flywheel the angular velocity must be kept within a certain
range. The mechanical design (bearings, electrical machine) limits the operating
speed. The flywheel could become unstable and disintegrate at lower or higher
speeds. This means that not all the stored energy can be extracted. The useful
energy per mass unit can be given as follows:
(3-6)
s = ratio of minimum to maximum speed.
This ratio is usually taken to be 0.2.
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3.3 Battery Energy Storage
3.3.1 Introduction
Lead acid batteries are the most commonly used batteries in power
compensators [11]. The reasons are: low cost, high voltage per cell and
reasonably good capacity life [6]. The batteries can be connected directly to the
dc-bus of the compensator. No advanced control algorithms are needed for
charge or discharge.
In normal mode, when the line voltage is present, the battery uses only a small
trickle charge to keep it at a nominal voltage.
When large currents are drawn the output voltage can drop considerably.
Because the batteries are stacked in series to reach the voltage level, the internal
resistance of each battery is added to that of the others. The result is a fairly
large internal resistance of the battery bank. Lead acid batteries can also not be
left in the discharge state for too long without being permanently damaged.
3.3.2 Chemical Reactions
The battery consists of alternate pairs of plates, one of lead and the other lead
coated with lead dioxide. These plates are immersed in a solution of sulphuric
acid which serves as an electrolyte.
When the battery is discharging, energy is produced by the acid in the electrolyte
gradually combining with active material of the plates. This combination produces
lead sulphate in both negative and positive plates. The battery is completely
discharged when both plates are entirely sulphated. The two plates are now
composed of the identical material and then the voltage collapses. This is the
reason why lead acid batteries cannot be fully discharged. If this state is reached
it cannot be reversed.
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Charging the battery drives the acid out of the plates into the electrolyte. When
the battery is fully charged, the plates return their original state which is lead and
lead dioxide. The concentration of acid in the electrolyte is now at a maximum.
charge
discharge
,..-------{ V f------,
lead
dioxide
(Pb02)
lead
+
charging
2H+
2H+
discharging
sulphuric acid
(H2SO.)
Figure 3-2: Lead Acid Battery Cell
3.4 Flow Batteries
3.4.1 Introduction
A flow battery is nothing other than an electrochemical battery where the
oxidation and reduction agents are pumped through (over) the stack (electrodes).
The advantage of this, over just submerging the electrodes into the agent, is that
the battery capacity is limited only by the size of the storage tanks [11]. The
electrolyte can also be replaced without interfering with the stack. This allows the
battery to be "charged" instantly, merely by replacing the electrolyte with new,
charged electrolyte. The battery can also be charged by supplying a charge
voltage.
The electrodes of flow batteries act only as an electron transfer surface. By
increasing the size (surface area) of the electrodes, more electrons can be
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 41
transferred and the power output of the battery is increased. The electrodes do
not take part in the electrochemical process and therefore do not limit the energy
storage capacity. Electrical energy is stored or released by means of reversible
electrochemical reactions between two solutions (electrolytes). The electrolytes
are kept separate inside the cell stack by an ion exchange membrane. [15]
+
Q)
c:
e!
.0
E
Q)
:E
Electrolyte Electrolyte
Pumps
Figure 3-3: Flow Battery
3.4.2 Electrochemical Cell
In an oxidation/reduction reaction (Redox), electrons are transferred from one
chemical species to another [10]. A species is the agent which takes part in the
chemical reaction. The species which loses electrons is oxidized and is referred
to as the reduction agent. The species which gains electrons is reduced and is
referred to as the oxidation agent. Usually, a redox reaction is written as two half-
reactions, showing the movement of electrons from one chemical species to
another. For example:
Cu2+ +2e- = Cuo ~ reduction
Zno = Zn2+ +2e- ~ oxidation
(3-7)
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These expressions are termed half-reactions, because the equations have not
yet been combined. In order to have oxidation occur, reduction must take place.
This can be done by simply adding the equations above together:
Cu2+ +z« = Cuo
Zno = Zn2+ +2e-
Cu2+ +Zno = Cuo +Zn2+
(3-8)
The electrons in the equation always cancel out. The final equation still
represents an electron transfer, or a redox reaction, but with no electrons
showing up in the equation.
Each half-reaction has a standard potential, EO(ox)and EO(red), associated with
it. The addition of the standard potentials for each half reaction results in a
reaction potential, EO(cell). If the overall reaction potential is positive, the redox
reaction is spontaneous.
EO(cell) = EO(right) - EO(left)
= EO(red) -EO (ox)
(3-9)
For example:
Cu2+ +2e- = Cuo ~ +0.34 V
Zno = Zn2+ +2e- ~ -0.76 V
(3-10)
EO(cell) = EO(red)-EO(ox)
= (+0.34) - (-0.76)
= 1.10 V
This reaction will occur spontaneously because the cell potential is positive. If the
cell potential is negative the redox reaction will not take place spontaneously.
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This does not mean that the reaction cannot take place but some sort of energy
(external voltage source) has to be added to make it happen. For example:
2H+ +2e- = H2 ---+ 0.00 V
2cr = C/2 +2e- ---+ +1.36 V
2H+ +2cr =H2 +C/2 (3-11)
EO (cell) = EO (red) - EO (ox)
= (0.00) - (+ 1.36)
= -1.36 V
This reaction will not occur spontaneously.
! --4-
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Salt Bridge
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Zn Zn" Cu" CU
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Figure 3-4: Electrochemical Cell
3.4.3 Vanadium Redox Flow Battery
3.4.3.1 Principal of the Vanadium Battery
The Vanadium Redox Flow Battery (VRB) uses sulphuric acid solutions of
vanadium in both electrolytes. The electrolytes are circulated by pumps that force
the electrolyte through the stack. The stack is made up of electrochemical cells.
A membrane (like salt bridge) in each cell allows ion exchange between the two
vanadium electrolytes. Carbon fiber and carbon plate (bipolar plate) are used as
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electrodes and do not take part in the reaction other than in the exchange of
electrons (See Figure 3-3) [17].
The two half-reactions for the VRB are:
ro: +2H+ +e- = V02+ +H20 ~ +1.00 V
V2+ = V3+ + e: ~ -0.26 V
(3-12)
EO (cell) = EO (red) - EO (ox)
= (+1.00) - (-0.26)
=1.26 V
The cell potential is positive; this implies the redox reaction is spontaneous.
These half-reactions can be simplified to:
Vs+ +e" = V4+ ~ reduction (+electrode)
V2+ = V3+ + e- ~ oxidation (-electrode)
Discharging
(3-13)
To charge the battery the redox reaction has to change around. This redox
reaction can work in reverse, but this is not spontaneous. An external voltage has
to be applied for the reverse redox reaction to occur, thereby charging the VRB.
This is explained in section 3.4.2.
V4+ = Vs+ +e" ~ oxidation (+electrode)
V3+ + e = V2+ ~ reduction (-electrode)
Charging
(3-14)
3.4.3.2 Features and Applications of VRB
As the VRB uses electrolytic solutions of the same species (vanadium) in both
half cells, it has the advantage that the electrolyte cannot be cross contaminated
and so has an indefinite life [11J.
V3+ +Vs+= 2V4+
V2+ +V4+ = 2V3+ (3-15)
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V2+
Figure 3-5: Vanadium Electrolytes
The advantages of the VRB are [11], [12], [15]:
• Can be recharged at high rates in a fraction of the time needed for lead
acid batteries.
• Can be fully discharged without harm to the battery.
• Has a fast response and is capable of high rate discharge over short
periods.
• Long life
• Capacity can be easily increased
• Vanadium is readily available and relatively cheap
As the VRB can supply high power output and long time capacity, it is suitable for
load levelling in substations and factories [13]. The VRB can also be used in
power quality applications where fast response is necessary, as it displays a
response time of less than 1 ms and the maximum short time overload output of
several times that of normal output [14].
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The vanadium electrolyte conducts a small leakage current. The conductive
properties of the vanadium electrolyte do not allow more than a certain number of
cell stacks to be placed in series. When too many cell stacks are placed in series,
a leakage current flows, due to the high potential difference between the top and
bottom electrodes. This is because the same electrolyte is pumped through all
the stacks (Figure 3-6).
Because of this problem the output voltage of the VRB is limited to +/- 400 Vand
a converter is needed to step the voltage up. The VRBs charge and discharge
cycles can then be controlled to specifically suite the application.
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Figure 3-6: Vanadium Electrolyte Current Leakage
A disadvantage of the VRB is the standby losses of the battery. The vanadium
electrolyte has to be pumped through the stacks at all times for the battery to
have a fast reaction time. This results in losses due to the necessity of having the
pumps running all the time. In most applications where VRBs are used it is
required that the system is active all the time.
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3.5 Conclusion
To be able to utilize a wide range of energy storage types in the same power
system, the energy storage needs to be controlled. This can be done by
connecting the energy storage to a converter. The output voltages for lead acid
batteries and flow batteries can be stepped up or down and dc can be converted
to ac and ac to dc for controlling a flywheel.
For the successful control of these storage types, various currents and voltages
have to be measured and the measurements then used by a digital controller to
control the converter, which in turn controls the energy storage.
Table 3 shows the requirements for controlling each of the energy storage
systems with the second converter added to the UPS system.
Table 3: Energy Storage Control System Requirements
Lead acid batteries Flow batteries Flywheels
Processor Yes Yes Yes
PWM outputs 8 8 8
Error inputs 8 8 8
Relay outputs 4 4 4
Voltage measurements 2 2 4
Current measurements 5 5 5
Additional sensors 0 0 Speed/Position
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4•.(J)wefopment of tlie generic l£ner8Y Storage System
4.1 Introduction
The MC was designed to control the single converter compensator. As
mentioned in section 2.3.1 the MC cannot handle the additional processing and
also does not have sufficient I/O ports to control a second converter and energy
storage. The existing measuring system on the MC is not optimally suited for the
measuring of waveforms containing high harmonic content (discussed in section
2.3.3.1). The Generic Energy Storage System (GESS) was developed to control
the energy storage for the dual converter line-interactive compensator discussed
in Chapter 2.
The GESS is a multi-functional extension of the MC. The GESS consists of three
modules: the Generic Energy Storage Controller (GESC), Generic Energy
Storage Measuring System (GESMS) and an Input/Output Board (lOB). The
function of the GESS is to control a wide range of energy storage types, with the
focus on lead acid batteries, flow batteries and flywheels discussed in Chapter 3,
and incorporate them into the existing line-interactive compensator.
4.2 System Description
The successful control of an energy storage system requires the following basic
components:
• Digital Signal Processor
• Programmable Logic Devices
• Inputs and Outputs
• Measurements
• Communications
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The following ports for interfacing were identified:
• 4x Optical PWM pairs to switch 4 phase arms
• 8x Optical error inputs from the converter
• 6x Current measurements
• 6x Voltage measurements
• 4x Relay inputs
• 6x Relay outputs
• 1x Optical TxlRx serial communication
• 2x Optical inputs/outputs
• 1x LVOS port to measuring system
• 1x IOC header to Main Controller
• 1x IOC header to LCD display
_--------------------------------------------------------_/ ,
Generic Energy Storage System
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( InpuUOutputBoard '.
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! Current.
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'----------------------------------------------------------------------------------------/ I
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Generic Energy Storage Measuring System
Main Controller
Figure 4-1: Generic Energy Storage System Overview
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4.3 Generic Energy Storage Controller
The Generic Energy Storage Controller (GESC) consists of a DSP (Digital Signal
Processor), FPGA (Field Programmable Gate Array), EPLD (Erasable
Programmable Logic Device) and miscellaneous drivers and interfaces. The DSP
executes a software programme that implements the control algorithms. The
FPGA is responsible for processing the data from the measuring system,
input/output board and error signals from optical inputs. The measurement data
is received from the high speed LVDS connection. The EPLD controls the data
flow between the DSP, MC and LCD display.
4.3.1 Digital Signal Processor
The DSP used for the GESC is the TMS320LF2407 A from Texas Instruments.
This a medium-performance DSP specially targeted at drives and other power
conversion applications. Features of the TMS320LF2407 A are: [20]
1. High-Performance Static CMOS Technology
o 25-ns Instruction Cycle Time (40 MHz)
o 40-MIPS Performance
2. On-Chip Memory
o Up to 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM
o Programmable "Code-Security" Feature for the On-Chip
Flash/ROM
o Up to 2.5K Words x 16 Bits of Data/Program RAM
• 544 Words of Dual-Access RAM
• Up to 2K Words of Single-Access RAM
3. Boot ROM
o SCI/SPI Bootloader
4. Two Event-Manager (EV) Modules (EVA and EVB), each Includes:
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o Two 16-Bit General-Purpose Timers
o Eight 16-Bit Pulse-Width Modulation (PWM) Channels which
enable:
• Three-Phase Inverter Control
• Centre or Edge-Alignment of PWM Channels
• Emergency PWM Channel Shutdown with External
PDPINTx\ Pin
o Programmable Deadband (Deadtime) Prevents Shoot-Through
Faults
o On-Chip Position Encoder Interface Circuitry
Each is:
• Designed for AC Induction, BLOC, Switched Reluctance, and
Stepper Motor Control
• Applicable for Multiple Motor and/or Converter Control
5. External Memory Interface
o 192K Words x 16 Bits of Total Memory:
64K Program, 64K Data, 64K I/O
6. Watchdog (WD) Timer Module
7. Controller Area Network (CAN) 2.0B Module
8. Serial Communications Interface (SCI)
9. 16-Bit Serial Peripheral Interface (SPI)
10. Phase-Lacked-Loop (PLL)-Based Clock Generation
11. Up to 40 Individually Programmable, Multiplexed General-Purpose
Input/Output (GPIO) Pins
12. Up to Five External Interrupts (Power Drive Protection, Reset, Two
Maskabie Interrupts)
13. Power Management:
o Three Power-Down Modes
o Ability to Power Down Each Peripheral Independently
14. Real-Time JTAG-Compliant Scan-Based Emulation
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4.3.1.1 DSP Configuration
The Code Composer integrated development environment is used as
programming platform. This program is specifically targeted at configuring Texas
Instruments DSPs. Code Composer configures the device through a JTAG port
that allows the user to have almost total control over the DSP. This enables
realtime debugging via the JTAG connection to the PC (Personal Computer) and
is very handy when new software is developed. The XDS510PP JTAG POD from
Spectrum Digital is used as connection between the PC and GESC. The JTAG
device is very expensive and is usually used only when new software is
developed. When in the field the DSP can be booted through the serial port.
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wd.fine wd_CHR Ox28
iaWDCR • "d_DISABlElwd_CHK; /. Disable Wetcbdog ./
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Figure 4-2: Code Composer Programming Environment
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4.3.1.2 DSP Software Setup
Reset
t
S~stem Setup
Disable Watchdog
Enable EVA and EVB
t
IlQ Setup
Select PWM 1-6 and
requiered I/O pins,
Reset FPGA
....
E~8 E~B Setup
TImer, Compare and
Deadband
Configuration
....
Wat!<bdQg Setup
TImer Configuration
Enable Watchdog
....
Inte[[upt Setup
Enable Interrupts
INT1,INT2,INT3
....
Continue
Figure 4-3: DSP Software Configuration
After reset all the DSP required functions must be configured. As soon as the
interrupts are enabled, the whole system starts. An up-down counter (triangular
wave) in EVA activates an interrupt every 5 KHz. The DSP sends a signal to the
FPGA to request the measurements. The FPGA generates an external interrupt
to let the DSP know the measurements are ready. The DSP reads the required
measurements from the FPGA. New compare values are calculated and loaded
into the compare registers. The PWM signals are generated by comparing these
values to the triangular wave.
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Start
Send
Measurement
Signal to FPGA
Calculate New
Compare Values
Compare to
Triagular
Reference
Generate PWM
Signals
Figure 4-4: Interrupt Flow
4.3.1.3 DSP JTAG Interface
The 14 pin IOC header on the GESC is the standard interface used by emulators
to interface to Texas Instruments DSPs. The pinouts for the connector are shown
in Figure 4-5.
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TMS 1 2 ITRST TMS
TOI 3 4 GND TOI
~
TOO
+5V 5 no pin(key)
TCK
TOO 7 8 GND ITRST
TCK-RET 9 10 GND
EMUO
EMU1
TCK 11 12 GND TCK-RET
EMUO 13 14 EMU1 GND
Test mode select
Test data input
Test data output
Test clock at 10.368MHz
Test reset
Emulation pin 0
Emulation pin 1
Test clock return
Ground
Figure 4-5: JTAG Connector Pinout
4.3.1.4 Boot ROM Loader
The DSP includes on chip read only memory (ROM) containing bootloader code.
This code loads code from an external serial boot device (PC or EEPROM) at
reset and transfers control to the code loaded from external device. There are
two boot ROM options. Code can be loaded through either asynchronous or
synchronous serial transfer. The synchronous transfer is done through the serial
peripheral interface (SPI), and the asynchronous transfer is done through the
serial communications interface (SCI). The selection between the two can be
seen in Figure 4-6: F2407A Boot ROM Configuration.
SCI boot SPI boot
load load
--;=:- --Voo EEPROM
TMS320lF2407 A
SPISIMO DIN
SPISOMI DOUT
SPIClK ClK
IBOOT_EN ICS
Boot ROM Flash
~
--Voo
RS232
SCITXD C>
SCIRXD <J
Figure 4-6: F2407A Boot ROM Configuration
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The internal flash memory of the DSP is sufficient and the GESC does not need
to boot from an on board external memory device. The SCITXD and SCIRXD
pins are connected through the FPGA to an optical receiver and transmitter. The
reason for this is to galvanically isolate the serial communications to the outside.
When GESC needs to be booted from a PC an optical to RS232 conversion has
to be made.
DSP FPGA
Figure 4-7: GESC Boot ROM Configuration
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4.3.2 GESe Memory Interface
The GESe can access 2k Words of external memory. This is split equally
between the FPGA and EPLD. The external memory is mapped in data space
from 8000h to 87FFh.
HEX
0000
Program
1000
Flash Sector 0 (4K)
c',
Flash Sector 1 (12K)
.-
",-
I~ Flash Sector 2 (12K)
"
Flash Sector 3 (4K)
SARAM (2K)
Extemal
Reserved
DARAM (BO)
4000
7000
8000
8800
FEOO
FFOO
FFFF
Data
HEX
0000 Memory Mapped
Registers/Reserved Addresses
0060
DARAM (B2)
0080
Illegal
0100
Reserved
0200
DARAM (BO)
0300
DARAM (B1)
0400
Reserved
0500
Illegal
0800
SARAM (2K)
1000
Illegal
7000 Peripheral Memory Mapped
Registers (System, WD, ADC,
SCI, SPI, CAN, ilO, Interrupts)
8000
8800
Un-Accessible
FFFFL- ~
Figure 4-8: GESe Memory Map
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The external memory interface of the DSP has 16 bit data and address lines. In
the GESe only the eleven least significant address lines are used. This implies
that 2048 words of external data can be accessed. The DSP, EPLD and FPGA
share the same data bus. The DSP has total control over the data bus. The
memory is split into 1024 words each for the FPGA and EPLD.
Table 4: Address Decoding
A[10 ..0] 10 9 8 7 6 5 4 3 2 1 0
EPLD 1 X X X X X X X X X X
FPGA 0 X X X X X X X X X X
Measurements 0 0 0 0 0 X X X X X X
Write to outputs 0 0 0 0 1 0 X X X X X
Read from inputs 0 0 0 0 1 1 X X X X X
Table 4 show how addresses are dedicated to specific sections in the FPGA. The
FPGA does not use the full 1024 words of memory but only 128 words. This is
more than sufficient at this stage. It can easily be re-configured by changing the
firmware in the FPGA. At this stage the GESe is used as a stand alone controller
and does not need to communicate with the Me. The 1024 addresses which are
dedicated to the EPLD are reserved for communications with the Me.
4.3.3 Field Programmable Gate Array
The APEX EP20K30EQe208-2X FPGA from Altra is used. This device contains
30000 gates, 1200 logic elements, 24376 bits of RAM and up to 125 user I/O
pins. The APEX20KE includes two PLLs (Phase Lock Loops) [23]. This feature
enables the multiplication and division of clock signals. The FPGA has a volatile
internal memory (If the device is switched off it loses its configuration). The
FPGA is configured by an EPe2 configuration device at start-up. The EPe2 can
be re-programmed and has non-volatile memory.
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Vee VCCNT Vee
~ ~
APEX20KE EPC2
DCLK DCLK
DATAO DATA
nSTATUS OE
CONF_DONE nCS
nCONFIG .. nINIT_CONF...
_F MSELO nCEO
MSEL1 nCE~
GND GND
Figure 4-9: Configuration Device Connection
Error Detection: The FPGA combines all the optical error input signals from the
converter and LVOS communication link. If an error is detected the power drive
protect interrupt (POPINTA) pin on the OSP is driven low. This puts the PWM
outputs in a high impedance state. The power drive protect interrupt (POPINT) is
implemented on hardware level to minimise the time delay for the converter to
trip.
Measurement Data: The FPGA also receives the measurement data through the
LVOS communication link. This data is processed and then stored in dual port
RAM implemented in the FPGA. The OSP can then access the data when
needed.
Input Output Board: The lOB is also controlled by the FPGA. The OSP can write
the required values for the outputs into the output register. The FPGA then sends
the values to the lOB. The inverse is implemented for the inputs from the lOB.
The firmware will be discussed in Chapter 5.
4.3.4 Erasable Programmable Logic Device
The EPM3128ACT144 EPLO from Altera is used. The device has 2500 gates
and 128 macrocells. This is a multi-voltage device and is 2.5V, 3.3V and 5V 110
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compatible. This is necessary because the MC and LCD controller uses 5V and
the GESC 3.3V.
The GESC uses the header which was previously dedicated for communications
with the LCD controller in order to connect to the MC. This communications port
is shared between the GESC and the LCD controller. The GESC uses a piggy
back connection that slots onto the IOC header on the MC. The LCD controller
then connects to a header on the GESC. The LCD controller still has priority on
data flow; this means that the GESC must always check if the connection is
available before data exchange with the MC.
The EPLD controls the data flow between the MC, LCD controller and GESC. To
avoid the interference from the LCD controller when the GESC and the MC are
exchanging data, the data and address lines are disconnected with a buffer.
The firmware will be discussed in the next Chapter.
MC
Figure 4-10: Connection between the GESC, MC and LCD Controller
4.3.5 PLO JTAG Interface
All the PLDs are configured by a single JTAG interface dedicated to the PLDs.
This is done with a ByteBIaster JTAG cable connected to a Personal Computer.
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The PLDs are connected in a JTAG chain. This enables the Quartus II
configuration software to detect all the devices connected. The firmware
development is also done in the Quartus II programming environment.
>
- "2 _____. TOO TOI TOO -TOI TOO TOI~ 4' EPC2~ t APEX20K MAX3000A Configr--~ 8 FPGA EPLD Deviceif To TMS TCK TMS TCK TMS TCK- J
.!>
~ 1 Clock signal.........GNO 2 Ground
3 Data from device
4 Power supply
5 JTAG state machine control
6 No connect
7 No connect
8 No connect
9 Data to device
10 Ground
Figure 4-11: PLDs JTAG Chain
4.3.6 LVDS Communication Port
The Low Voltage Differential Signalling (LVDS) is a high bandwidth
communication medium. Data transfer rates of 100Mbps to 660Mbs can be
achieved. These transfer rates compare with transmission over optical fibre, but
at a fraction of the cost. Working in a high noise environment, such as a high
power UPS system, LVDS decreases noise interference. The differential nature
of LVDS enables the communication link to operate in relatively high levels of
EMI, as it rejects most of the common mode noise.
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Figure 4-12: Data Rate vs. Cable Length
The reason why LVDS is so effective is the differential pair transmission. This is
also a critical part of the design. Common noise can be rejected only if the noise
on each transition path is the same. When routing the PCB these transmission
paths must be of similar length and kept as close as possible to each other.
Twisted Pair
~---- _--_---------~ __ --1
) - GESe I
I I
J I
(
I
(
\ FPGA
I
I
\
) I
{ "" ........... »>: ..... -J
~------------_/----,~~----
GESMS \'
\
I
(
\
J
EPLD I
J
(
)
I I
t_---~ --- __ ----------J
Figure 4-13: LVDS Communication Link
To connect the GESC to the GESMS, modular jacks with shielded, twisted pair
network cable are used. The LVDS port handles data transfer to and from the
measuring system. It is important to have a reliable high speed data link to the
measuring system. Communication link failure or faulty measurements being
received can lead to the destruction of the converter.
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The SN65LV12021/SN65LV1212 LVDS Serializer/Deserializer chip set is used.
The 10 bit chipset transmits and receives serial data over LVDS differential
backplanes. The serializer clocks the parallel data in and converts it to a serial
differential signal. The clock information is encoded in the data. The deserializer
converts the differential signal back to a 10 bit parallel output. The deserializer
extracts the clock signal from the data. The receive clock locks onto the extracted
clock. When the frequencies lock the LVOS lock signal goes low. New data
arrives at the rising edge of the receive clock and can be used.
Figure 4-14: Photograph of the GESe
4.4 Generic Energy Storage Measuring System
A new Generic Energy Storage Measuring System (GESMS) was developed in
combination with the GESC to overcome the shortcomings of the existing
measuring system on the MC.
The GESC consists of three THS1206 10 bit analog to digital converters (ADC)
from Texas Instruments, with the ability to sample four measurement channels at
1.5 MSPS. The data is captured and the AOCs are configured by an EPLO. The
data is processed and then sent at 200 Mbps over the LVOS communication to
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the GESC. The measurement data is received and processed by the FPGA on
the GESC. The GESMS has a 20 MHz crystal oscillator. All the timing on the
GESMS is controlled by the EPLD.
On the existing measuring system the voltages and currents are sampled at 5
kHz, which is the same as the converter switching frequency. This poses
problems, because aliasing can occur due to the high frequency content on the
measured signals.
There are two solutions to this problem. The measured signals can be filtered
before sampling by the ADC or the signal can be over-sampled by the ADC. With
over-sampling, the signal is sampled at a higher rate and filtered using a digital
filter. The filter is typically a moving average filter.
The GESMS samples 6 current and 6 voltage measurements at 833.33 KSPS.
The FPGA take each measurement sample and adds it to the previous samples.
The DSP sends a signal to the FPGA when it requires a measurement; the
accumulated value is stored, together with the number of values added. The DSP
reads the data and works out the average. The average of 167 samples within a
5 KHz period is used in the control calculations. This removes the high frequency
content on the measured signals.
4.4.1 Analog to Digital Conversion
Digital Section: The THS 1206 is a CMOS, 12 bit, 6 MSPS analog to digital
converter (ADC). An EPLD programs the internal control registers of the ADC to
the desired mode. The THS1206 consists of four analog inputs, which are
sampled simultaneously. Each of the inputs can be selected independently, or
two inputs can be combined as a differential input. The ADC can operate in
single conversion mode or continuous conversion mode. These options depend
on the values written to control registers CRO and CR1. An internal reference
voltage of 2.5V is provided.
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Table 5: Bit Definitions of ADC Control Registers
REG BIT9 BIT8 Bitl BIT6 BITS BIT4 BIT3 BIT2 BIT1 BITO
CRO TEST1 TESTO SCAN DIFF1 DIFFO CHSEL1 CHSELO PO MODE VREF
CR1 RBACK OFFSET BIN/2's RIW DATA_P DATA_T TRIG1 TRIGO OVFL RESET
Table 6: Control Register COBit Functions
BITS NAME FUNCTION
0 VREF o = The internal reference voltage is selected; 1 = The external reference voltage is selected
1 MODE 0= Continuous conversion mode selected; 0 = Single conversion mode
2 PO o = ADC active; 1= Power down
3,4 CHSEL Analog input selection
5,6 DIFF Number of differential inputs
6 SCAN 1 = Autoscan through analog inputs
8,9 TEST Test inputs
Table 7: Control Register C1 Bit Functions
BITS NAME FUNCTION
0 RESET Writing a 1 into this bit resets the device
1 OVFL Indicates an overflow in the FIFO
2,3 TRIG Sets the trigger level for the FIFO register
4 DATA_T 0= DATA_AVoutput is a puis; 1 = DATA_AVoutput active level
5 DATA_P 0- DATA_AV is active low; 1 = DATA_AV is active high
6 RIW RIw or RD,IWR selection
1 BIN/2s 1 = Output twos complement; 0 = output normal binary
8 OFFSET Offset cancellation
9 RBACK Debug mode
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For GESC the three ADCs are set up for continuous conversion of all four analog
inputs. The sample rate is equal to the conversion clock divided by the number of
channels selected, in this case four. A conversion clock of 3.33 MHz is used.
Each of the twelve channels is sampled at 833.33 KHz.
The EPLD plays a complex part in the GESMS. First, the EPLD configures the
ADCs and then activates the conversion clock. The data of three measurements
from three ADC arrive at the same time. All that data has to be transmitted over
the LVDS port before the next set of data arrives. This requires complex timing
analysis.
The EPLD used for the GESMS is the same as on the GESC. The only difference
is that this device has 5000 gates and 256 microcelIs, which is twice the number
that is used on GESC. The ADCs use a 5V supply and the LVDS chip set 3.3V.
This utilizes the multivoltage ability of the EPLD.
The firmware for the GESMS EPLD will be discussed in the next Chapter.
Analog Section: In Figure 2-15 and Figure 2-16 the current and voltage
measurements can be seen (design will follow below). This measuring system
was developed for a four-phase converter. To control the converter in de to de
configuration, the two de voltages (dc-bus and output voltage) are measured. The
currents in each phase and the dc-bus current are measured. The total
measurements for the de to de configuration are two voltages and five currents.
For the ac to de configuration, the voltage from each phase to the switched
neutral, and the de bus voltage are measured. Four phase currents and the de
bus current have to be measured. The total measurements for the ac to de
configuration are four voltages and five currents.
The GESMS has six voltage and six current measurements for flexibility.
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Figure 4-15: Voltage Measurement
The INA2331 instrumentation amplifier was used in the voltage measurement
[34]. It is a low cost, single supply device from Texas Instruments. The inputs on
the PCB connect directly across the measured voltage. Great care was taken
with the clearances on the PCB. The voltage measurement was designed to
measure voltages up to 500 V. Because of the ADC input voltage range the
output was biased around 2.5 V.
>-----.--""",0K V0-....." DC
R14
Figure 4-16: Current Measurement
The AD8544 operational amplifier was used in the current measurement [35]. It is
a single supply, wide bandwidth, quad amplifier from Analog Devices. The inputs
connect to a CT or Hall Effect current sensor. Depending on the gain (turns ratio)
of the sensor, resistors R1 to R5 can be chosen so that the maximum measured
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current representation falls inside the voltage range of the ADC. The output is
also biased around 2.5 V because of the ADC input voltage range.
Figure 4-17: Photograph of the GESMS
4.5 Input Output Board
The Input Output Board (lOB) can handle four inputs and six outputs. The
outputs are "form C dry relay contacts". The inputs are optically isolated and are
used to sense dry contact outputs. These inputs and outputs are usually used to
drive bigger switches. Before connecting the batteries to the dc bus the voltages
must be equal, otherwise large currents will flow.
A small EPLD receives and sends the digital values to the GESC.
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Figure 4-18: Photograph of the lOB
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5.1 Introduction
In today's fast changing electronic environment flexibility is very important. PLD
allows the user to re-configure physical gates inside a device for a specific task.
This gives the designer a flexible hardware setup.
When interfacing with different controllers and devices which do not require the
same hardware configurations, PLDs is a necessity. This is the case with the
GESS. The GESS has to be able to work as a stand alone system or interact and
work in combination with the MC. When, in future, different energy storages are
incorporated and added to the UPS system, the firmware on the PLDs can be re-
configured to suit the specific application.
In this chapter the firmware design of all the PLDs is discussed. The description
of firmware on the PLDs is not discussed from device to device, but rather as
firmware sections according to the application. Each section can include more
than one PLD. The main firmware sections are: data flow from the ADCs to the
DSP, input output board data flow, error detection, and data flow from the GESC
to the MC.
5.2 Measurement Data Flow from ADC to the DSP
Before the DSP can read the required (specific) measurement value from the
FPGA, the ADC has had to sample the measurement, the GESMS EPLD has
received the value and sent it through the LVDS connection to the FPGA where
the data is processed and stored. This happens 167 times for 12 channels in
every 5 KHz period. The firmware for the measurement data flow involves the
GESMS EPLD and FPGA.
In Figure 5-1 and Figure 5-2 the flow charts show the working of the firmware on
the GESMS EPLD.
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Figure 5-1: Receiving Data from ADCs on the GESMS
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 72
Start
Send Data To
LVDS Port
Clear LVDS
Ready Flag
Figure 5-2: Sending Measurement Data over LVDS Port
All the timing on the GESMS is done by the EPLD. The three ADCs use the
same conversion clock. This implies that for each conversion clock cycle, three
12 bit values are sampled. Then the data is encoded to be able to differentiate
between the measurements. Before the next sampled values arrive all the
previous data has had to be sent.
Sample Rate
Values Sampled at
833.33 KHz r-
Conversion Clock
Sample Rate
,---- X4 (4 Inputs) = ~
3333.33 KHz
LVDS Clock
Conversion Clock
.___. X3 Values X2 Packets =
20 MHz
Figure 5-3: Clock Signals on GESMS
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Figure 5-4: Clock Frequency Comparison
The LVOS port has only a 10 bit parallel input. This means each value must be
sent in two packets over the LVOS port to the FPGA. Within the conversion clock
period the EPLO has to send six packets of measurement data.
Table 8: Encoding Measurement Data
LVOS Packet 1 LVOS Packet 2
Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit
9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
Start NO NO NO NO NO NO NO NO NO NO NO NO
Sequence 0 1 0 1 0 1 Bit Bit Bit Bit 1 0 Bit Bit Bit Bit Bit Bit Bit Bit
Code 11 10 9 8 7 6 5 4 3 2 1 0
Normal NO NO NO NO NO NO NO NO NO NO NO NO
Code 0 0 0 1 0 1 Bit Bit Bit Bit 1 0 Bit Bit Bit Bit Bit Bit Bit Bit
11 10 9 8 7 6 5 4 3 2 1 0
In Table 8 it can be seen how the data is encoded. It is split up into two 10 bit
packets. The first of the twelve measurement data is encoded differently. The
measurements are always sent in the same order. The start of sequence code is
used to decode the data and ensure that the measurements are stored in the
correct addresses on the FPGA. The FPGA checks if the data is received
correctly by making sure the right codes are received.
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 74
In Figure 5-5 the flow chart shows how the measurement data on the FPGA is
processed.
-:/ /------------- -------ErrorSïa-g-ë------- --------------\
, , ,, , ,, ' ,, , ,, ' ,, ' ,
i i Code Error LVDS Error i
! i Trip Converter Trip Converter i, , ," : :
------------- -----------------_-------------------------- _",,/ \,~ ----------- --------------------------- -------------,/'
Clear All
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and Counters
Reset
Stage 1
No
Measurement
Counter; Set Start
Flag
No
Stage 2
No Write Value to
Dual Port Ram
Store Packet 2
Data
Add to Previous
Values
Extract
Measurement
Data
Combine Packet 1
and Packet 2
Increment
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Counter
Use
,
,
,,
<,_----------------------------------------------------------------------------------------------------_---------------------------------,'/
Figure 5-5: Processing of the Measurement Data in FPGA
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Before any LVDS data can be received, the receive clock of the deserializer has
to lock onto the clock encoded in the incoming data. When the frequencies lock
the LVDS lock signal goes low. The FPGA samples the 10 bit data at the rising
edge of the receive clock. The measurement data is always sent in the same
order. The FPGA takes the two LVDS packets and extracts the measurement
value. That value is then added to the previous values. When the DSP requires
the measurement values, the DSP ready signal goes high. The data and number
of additions are written to the dual port ram (DPR), implemented in the FPGA.
The twelve measurement values are written in sequentially, the FPGA sends an
interrupt to the DSP when this has been completed. The DSP reads the
measurement values stored at its specific addresses and calculates the average
values.
The 64 Word DPR implemented in the FPGA is a standard megafunction called
Ipm_ram_dp. The Ipm_ram_dp function uses the embedded system blocks
(ESBs) in the FPGA and not the logic elements, thus saving the resources on the
FPGA. The DPR is configured for the specific needs of the system. The twelve
measurements are stored at the first twelve addresses. The address decoding
can be seen in Table 4.
Ipm_ram_dp
Read Data Wrtte Data
Read Address Wrtte Address
Read Enable Wrtte Enable
Read Clock WliteClock
64 Word
Figure 5-6: CPR Implemented in the FPGA
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5.3 Input Output Board Data Flow
The input output board data flow is discussed in section 4.3.3.
Start
Buffer and Store
Sampled Values
DSP Reads Input
Values
Figure 5-7: Inputs Flow Chart
Start
Store Values in
Register
Write to Outputs
Figure 5-8: Outputs Flow Chart
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5.4 Error Detection
The error detection is discussed in section 4.3.3.
Error
Detection
8x Optical Errors
IPDPINTA LVDS Error
Code Error
Figure 5-9: Error Detection Block Diagram
Reset
Sample Errors at
40MHz
Store in Register
Trip Converter
Figure 5-10: Error Detection Flow Diagram
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5.5 The GESC and MC Connection
The GESC and MC connection is discussed in Chapter 4.3.4. Figure 4-10 shows
the physical connections between the GESS, LCD Controller and the MC. The
communiction between the MC and LCD Controller is a priority. Communications
on the bus have to be multiplexed between the LCD Controller and the GESC.
Connect LCD to
r-----~ MC with External
Buffer
LCD
Communicates to
MC
No
Disconnect LCD
and MC with
External Buffer
Send MC Avalible
Signal to DSP
DSP has Specific
Window Time to
Communicate to
MC
Figure 5-11: Flow Chart of GESC and MC Connection
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5.6 Summary
In this chapter all the firmware for the various PLDs was discussed. This firmware
enabled the results and measurements obtained in chapter 6.
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li l£wfuatilm of tIie l£ner8] Storage Controller
6.1 Introduction
To evaluate the GESS, two topologies were implemented; the control of a dc to
dc and an ac to dc converter. The implementation and control of the dc to dc
topology is discussed in detail. A closed-loop control system is implemented in
the GESC. This will fully test the ability of the GESMS to measure signals with
high harmonic content associated with the dc to dc converter waveforms, and of
the GESC to use these measurements to control a closed loop system.
A dc to ac topology was implemented in an open loop system for the control of an
induction machine flywheel. The closed loop control is not implemented because
of the complex control algorithms. This falls outside the scope of this thesis.
6.2 Practical Setup
A three-phase converter was used for both the dc to dc and dc to ac topologies.
The converter is a pre-assembled module from Semikron. The phases are
controlled by six optical PWM inputs. The error signals for each phase are
combined to one optical error output.
ia-+ Lf
ib-+
+ ~C ic-+ +VdC CdC RkJa:I Vout
+-itot
Figure 6-1: DC to DC Converter Experimental Setup
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In Figure 6-1 the practical setup for the dc to dc topology can be seen. The
inductance of the output filter inductors (Lf) is 700 uH per phase. The capacitance
of the output filter capacitors (Cf) is 300 uFoA do-bus voltage of 400 V was used.
6.3 Control Algorithm
6.3.1 Introduction
Predictive control has good dynamic performance and is relatively simple to
implement [18]. Steady state error can occur due to the absence of an integrating
term in the control equation.
Predictive algorithms that sample the dc bus and output voltages enable the
controller to compensate for varying bus and output voltages, depending on the
direction of the power flow. This is particularly handy in an energy storage
application where the dc bus or output voltage must be kept constant as energy
is extracted from the storage system.
6.3.2 Derivation
The control equation is derived for the dc to dc converter. As mentioned in
section 2.2, all the phases are connected in parallel. The current in each half-
bridge phase-arm is controlled individually and these are then combined to form
the total load current. This is one of the main advantages of the GESMS. If the
system is controlled by using only the output current, all the top and bottom
switches will switch simultaneously, as the same duty cycles are given to each
phase-arm. This can result in currents differing in each phase because of
unbalances in the inductors and series resistance. The control equation is
derived by looking at one of the phases. There are two switching states. In Figure
6-2 it can be seen that either the top or the bottom switch can be on at any
specific time.
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+
I +VdC VOU!
+ VLf -
+ +
Top Switch On
Bottom Switch Off
VOU!
+ VLf -
+
Top Switch Off
Bottom Switch On
VOU!
Figure 6-2: Switching States for Dc to Dc Converter
Vout is assumed to stay constaint over the switching period. When the top switch
is on and the bottom off, the current through the inductor can be calculated as
follows.
v -v
t . Al' - de oulTOP'u - L
(6-1)
For the bottom switch on and top switch off, the current equation is
• A' _ -VOUI
tB01TOM • ul - --
L
(6-2)
where fJi denotes the change in current during each time interval. The total
change in inductor current in a switching period can be calculated by
superposition of equations (6-1) and (6-2).
(V -V) (-V)~i = de OUI t + ----EE.!... tL TOP L B01TOM (6-3)
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From equation (2-4):
(6-4)
d = Vout
Vdc
tTOP=-
T
(6-5)
From equations (6-3), (6-4) and (6-5) the control algorithm for predictive current
control can be calculated as:
(6-6)
O<d <1
6.3.3 Double Prediction
Physical limitations in the control and measurement system results in a switching
period delay in the duty ratio given to the switches. The reason is that the
controller cannot take the measurements and calculate the new duty ratios in
zero time. The PWM signals in the DSP are double buffered. This means that the
PWM signals calculated now will only be implemented at the start of the next
switching period.
To compensate for this, double prediction is implemented. Double prediction
uses the previous duty ratio and predicts what the change in current is going to
be. This value is added to the measured current values. The controller now
predicts what the currents are going to be at the end at the period and uses these
values to calculate the new duty ratio.
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t,
! Duty ratio !
:- calculated 4, ', '
, !
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Measurements Taken
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Duty ratio
implemented
calculated at t_1
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Figure 6-3: Double Prediction
Equation (6-6) is rearranged to make the .!Ji the subject. It is assumed the output
and dc voltages change slowly enough over a switching period not to have a
significant effect.
(d prev - V
out
) r:_ V
dc
ÓZpred = L
T
(6-7)
(6-8)
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6.4 Simulations
6.4.1 Introduction
The Simplorer simulation package was used to simulate the experimental setup
and to see how the control system would react. This package allows the detailed
simulation of power electronic devices and control schemes.
Ideal switches and components were used for this simulation. The filter
components in the simulation have the same values as the experimental setup to
correlate between simulation and practical results.
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Figure 6-4: Simplorer Simulation Package
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6.4.2 Simulation Results
In Figure 6-5 the results of the closed loop control can be seen. A reference
current of 5 A is implemented in all three phases. The result is a combined output
current of 15 A. The high current ripple associated with dc to dc converters can
be seen in this simulation. Note how the ripple in each phase adds up in the total
output current.
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Figure 6-5: Phase Currents and Total Current
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In Figure 6-6 the same measurements are taken as in Figure 6-5 but interleaved
switching was used. Note how the ripple in the output current is significantly
reduced. In the practical setup a three phase converter is used and the reference
waveforms are thus shifted by 120 degrees. In a four phase system they would
be shifted by 90 degrees, reducing the ripple even further. The frequency is also
three times higher than before.
itot [A] 20
10
30
11m 12m
t[s]
12
10
8
iabc [A] 6
4
2o~~rr~~~~~~~~~~.M~~~~~~~~~~~rn~~
-4
11m 12m
t[s]
Figure 6-6: Phase Currents and Total Current with Interleaved Switching
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Figure 6-7 and Figure 6-8 show the total output current and voltage respectively
for a load step simulation. At 30 ms the load was doubled. It can be seen how the
current control loop keeps the average current the same at 12 A while the output
voltage doubles from 60 V to 120 V.
16
14
12
10
ito/[A] 8
6
4
10m 20m 30m
t[s]
40m SOm 60m
Figure 6-7: Total Output Current with Load Step
60 ------------"
140
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100
40
20
O~ __.
10m 20m 30m
t[s]
40m SOm 60m
Figure 6-8: Output Voltage with Load Step
The exponential increase in output voltage is due to the charging of the
capacitors in the output filter.
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6.5 Practical Results
6.5.1 Control Software
Start
Initialize and
Setup Controller
Call Control
Procedure
Figure 6-9: Flow Chart of Control Software
Read
Measurements
from FPGA
Calculate Average
Values
Subtract
Measurement
Offsets
Scale Values
Caluculate New
Duty Ratio
Generate PWM
Signals
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6.5.2 DC to DC Conversion Results
In all the current measurements where 'A' is not stated 1 mV represents 1 A.
5
4.5
4
3.5
3
irA] 2.5
2
1.5
TekStop
eh1 Mean
4.52mV
cm Ampl
18.8mV
cm Freq
4.972kHz
.1
: .... ;
AI cm r 5.8~mvl
0150.00 % i
5 Nov 2003
06: 17:48
Figure 6-10: Phase Current with 4.5 A Reference
0.5
o
20
t[ms]
40
Figure 6-11: Average Measured Phase Currents in DSP with 4.5 A
Reference
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32.2mV
Chl Freq
5.l00kHz
IDI 10.OmVn M 100J.lsj -AI ehl r 5.80mvl
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06:22:37
Figure 6-12: Phase Current with 12 A Reference
Figure 6-13: Average Measured Phase Current in DSP with 12 A Reference
Figure 6-10 to Figure 6-13 show the measuring system's ability to produce
accurate measurements under extreme conditions. It also shows how the control
loop is able to regulate the current.
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Figure 6-14: Close-Loop Phase and Output Currents
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Figure 6-15: Close-Loop Phase and Output Currents with Interleaved
Switching
Figure 6-14 and Figure 6-15 show the significant reduction in output current
ripple with interleaved switching, as opposed to normal switching. This enables
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the converter to use smaller inductors, reducing size and cost. These
measurements correlate with the simulated results in Figure 6-5 and Figure 6-6
16
14
12
10
iabc[A)
8
6
4
2
0
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6: 400mA
. @: 6.40 A
.: 6: 5.00kHz
. @: 20.8kHz
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5.01 A
Ch4 Mean
5.48A
Ch3j 22 Oct 2003
07: 19:04
Figure 6-16: Open Loop Single Sample Phase Currents
lalA]
20
t[ms)
40
Figure 6-17: Single Sample Phase Currents in DSP
In Figure 6-16 the open-loop interleaved phase currents can be seen. The
firmware of the FPGA was changed so that the DSP receives only a single
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sample. All the phase currents are sampled simultaneously once every 5 kHz as
on the measuring system on the MG. In Figure 6-17 the values received by the
DSP can be seen. The aliasing mentioned in section 2.3.3.1 is clearly visible.
There is a huge improvement from the GESMS measurements seen in Figure
6-10 to Figure 6-13 compared the single sample measurements in Figure 6-16
and Figure 6-17. It was impossible to implement a stable closed loop system with
the single sample measurements and control scheme.
ehl Mean
12.1 mV
eh2 High
120 V..+..~------------~. ., , , .. . .
. . .
. . . V~ljt .
eh2 Low
60.0 V
iilso.oo % J
3 Nov 2003
01:46:09
Figure 6-18: Output Current and Voltage with Load Step
Figure 6-18 shows a load step. It can be seen how the control loop kept the
current constant at 12 A while the output voltage doubled. This measurement
correlates with the simulated result in Figure 6-7.
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6.5.3 DC to AC Results
+
+ + +
c, lv'fTv,
Figure 6-19: DC to AC Converter Experimental Setup
In Figure 6-19 the practical setup for the dc to ac topology can be seen. The
inductance of the output filter inductors (Lf) is 700 uH per phase. The capacitance
of the output filter capacitors (Cf) is 100 uFoA dc bus voltage of 400 V is used.
Open loop volt-hertz [4] control was used to control the induction machine. The
ratio between the frequency and amplitude is always kept the same. At startup
the frequency and amplitude are simultaneously swept up to the rated values.
This enables the maximum torque to be available at all times [7]. Figure 6-20
shows different torque curves at various frequencies.
T
~ Constant
Torque
n
Figure 6-20: Torque-Speed Curve with Volt-Hertz Control
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 96
ChI Ampl
115 V
Ch2 Ampl
117 V
Ch3 Ampl
115 V
ChI Freq
15.80 Hz
12 NOY 2003
OS:15:59
Figure 6-21: Phase Output Voltages with Modulation Index 33%
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Figure 6-22: Phase Output Voltages with Modulation Index 50%
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Figure 6-23: Phase Output Voltages with Modulation Index 100%
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In Figure 6-21 to Figure 6-23 the phase voltages for a de to ac converter can be
seen at various modulation indexes.
6.6 Summary
In this chapter a de to de converter and de to ac converter were successfully
implemented. The de to de converter control was the main focus of this chapter
and was discussed in depth. These two topologies tested the ability of the GESS
to control an energy storage system.
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7.1 Overview
This thesis covers the design of a new DSP based controller and measuring
system, able to control lead acid batteries, flow batteries and flywheels and to
incorporate them into an existing UPS system. A background study has been
done on these systems and the basic operation of a power electronic converter.
New energy storage systems are more complex and need more control features.
They can no longer simply be connected to the dc side of an UPS converter.
Each system needs to be controlled according to its specific application, thus
needing its own power electronic converter.
The addition of a second converter to the power compensator required the
development of a new control and measuring system. The existing MG was not
capable of handling two converters and complex energy storage. It does not have
sufficient I/O ports and processing power to handle the additional overhead. The
new GESG is specifically designed to control the energy storage.
To control and utilize the full potential of a complex energy storage system, a
flexible measuring system was needed. The new GESMS is a very powerful
measuring system and is able the sample currents and voltages up to 1.5 MSPS.
These measurements can also be passed on to the MG. The GESS is a modular
design, allowing any part of the design to be upgraded without influencing the
other.
The new GESS will enable the UPS system to utilize a wide range of energy
storage types. The UPS system is no longer limited to lead acid batteries alone,
but can use flow batteries, lead acid batteries or flywheels. The previous
shortcomings involving lead acid batteries are also eliminated. The new control
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system also allows for a combination of energy storage systems to be integrated
with a single conditioner.
7.2 Practical Evaluation
The main objective was to test the GESS and evaluate whether it can fill the
shortcomings in the existing control system and also have the ability and
resources to control an energy storage system.
The GESS was tested by implementing a closed-loop dc to dc converter for
battery applications and an open loop dc to ac converter for flywheel applications.
The GESS allowed the use of interleaved switching and the ability to control each
phase separately. The four phases of the converter can now be split into two full
bridges. This will enable the control of dual energy storages in the same system.
The oversampling ability of the GESMS allowed it to cope with the high harmonic
content in the measured signals.
7.3 Future Work and Recommendations
With new technology moving faster than the hardware engineer can design,
newer, faster and better components are always available. The main upgrades
considered for the GESS are:
• The APEX FPGA currently used is an expensive device not optimally
suited for this application. Altera has since introduced the new Cyclone
FPGA which is a low cost high volume device with more logic elements
than the APEX device. The Cyclone was not yet available when design
started for the GESS.
• A new F2813 DSP from Texas Instruments, targeted for drives and power
electronics, is now available. It is three times more powerful than the
F2407A with many more new features.
Stellenbosch University http://scholar.sun.ac.za
Generic Energy Storage System Page 100
• All the measurement processing is done in the FPGA on the GESC. An
option is to shift that processing to the GESMS. This will result in
significantly less data transfer between the GESMS and the GESC
because only the processed values will need to be transmitted and not all
the sampled measurements.
• If the change mentioned above is made, the communications between the
GESMS and the GESC will be far fewer. This will eliminate the need for
the high speed LVDS link. A fiber optic link can be used, which will
considerably reduce the risk of interface and data corruption.
The final proposal is very bold. The redesign of the total controller system. The
design of a new controller will include the functions of the MC and the GESC.
This will be the ultimate solution. Components for such a system have already
been identified. The new C6713 floating point DSP from Texas Instruments is
capable of 1000 MFLOPS. This will eliminate the need for multiple processing
devices. The EP1C12 FPGA from Altera has 12000 logic elements. This will
open possibilities for upgrading the firmware and extending the functionality of
the system.
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/* --
file:
project:
developer:
company:
GESC.c
Generic Energy Storage Controller
J.P.F. Mostert
University of Stellenbosch
2002/12/10 (ver.1.0.0)
/* -_ _- */
#include "F2407Regs.h"
#include "FPGA ADD.h"
#define GESC
void F2407_SYSTEM(void) i
void F2407_IO_SETUP(void)i
void F2407_TMR_PWM(void) i
void MD_Delay(void)i
void F2407_WD_EN(void)i
void F2407_Int(void) i
void Sin_Comp(void)i
void F2407_Kick_Dog(void)i
void DC_DC(void) i
int Sin32767 (int) i
void WSSetup(void) i
/*--
Main Program
-- --*/
void main(void)
{
F2407_SYSTEM() i
F2407_IO_SETUP()i
F2407_TMR_PWM ()i
MD_Delay() i
F2407_WD_EN ()i
F2407_Int() i
while (1) i
/*-- --
SYSTEM SETUP
-- --*/
void F2407_SYSTEM(void)
{
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#define wd DISABLE (1«6)
#define wd CHK Ox28
iaWDCR
iaSCSR1
WSSetup ();
wd_DISABLE Iwd_CHK;
OxOOOC;
1* Disable Watchdog *1
1* Enable EVA,EVB,A/D Clock *1
1* Calling External ASM Program *1
1*
10 Setup
- - * I
void F2407 IO_SETUP(void)
iaMCRA
iaMCRC
iaPADATDIR
iaPEDATDIR
iaPBDATDIR
}
Ox2FC4;
Ox0007;
Ox0303;
Ox6868;
Ox9080;
1* PWM1-PWM6,IOPAO,IOPA1,XINT1,T2PWM *1
1* PWM7/8, CLKOUT selected*1
1* Set reset for FPGA, ext PWM high imp *1
1* IOPE3,IOPE5,IOPE6 = '1'= LED *1
1* IOPB7 LED1=OFF,T1PWM output *1
1* -_ _-
Timer & Compare Setup
- - * I
void F2407_TMR_PWM(void)
{
1* Assume CPUCLK=40MHz
Timerl: To Generate PWM
Timer2: To Generate Accurate Timing
Set to 5kHz (taking into account up/down couting mode,
Period = TPRD*2) .
Set to continuous up/down mode (for PWM generation) .
Set prescale to 1 (clock divide by two) .*1
iaCOMCONA OxOOOO; 1* Put PWM EVA Output in High Impedance State *1
iaCOMCONB OxOOOO; 1* Put PWM EVB Output in High Impedance State *1
iaGPTCONA OxOO04; 1* T2PIN Active low, High Impendance state *1
iaT1PR 2000; 1* 40MHz/5kHz/2/2=2000 ; Up-Down Count *1
iaT2PR 2000;
iaT3PR 2000;
iaACTRA Ox0999; 1* PWM2,4,6 Active High. PWM1,3,5 Active Low *
iaACTRB OxOFF9; 1* PWM8 Active High.PWM7 Active Low*1
iaCMPR1 1000; 1* Gets Updated Later *1
iaCMPR2 1000;
iaCMPR3 1000;
iaCMPR4 1000;
iaT2CMPR 1000; 1* Gets Updated Later *1
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iaT1CNT Oi
iaT2CNT OxFACAi
iaT3CNT 1333i
iaDBTCONA Ox06ECi
iaDBTCONB Ox06ECi
iaT2CON Ox09B2i
iaT1CON Ox0942i
iaT3CON Ox0942i
/* Counter1 Starting Value */
/* Counter2 Starting Value */
/* Counter3 Starting Value */
/* Deadband Prescale x/B, Enable All Deadband
Units, DB=1.2us */
/* Deadband prescale x/B, Enable All Deadband
Units, DB=1.2us */
/* Timer2 compare enable */
/* Start Timer1 and Timer2 */
/* Start Timer3 */
/*-- --
Delay
...................................................................... * /
void MD_Delay(void)
{
statie int DL_Clk = Oi
statie int DL_Clk1 = Oi
while(DL Clk1 < 16000){ _
while(-(iaEVAIFRA)&(1«7)) i/*Wait for 305Hz Timer2 Period Flag */
iaEVAIFRA 1= (1«7)i /* Clear Timer1 Period Flag */
DL_Clk1++i
iaPADATDIR &= -(1) i
iaCOMCONA = OxB200i
/*--
/* Clear Reset FPGA */
/* Enable PWM */
Watch Dog Timer Setup
-- --*/
void F2407_WD_EN(void)
{
iaWDCR Ox2Bi
/*
/* Enable Watchdog */
...................................................................... * /
Interrupt Setup
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void F2407_Int(void)
{
/*
INT1: Power Drive Protection, External Int.
INT2: Timer 1 Period Interrupt
INT3: Timer 2 Period Interrupt
INT5: None
INT6: None
*/
asm (" CLRC INTM") j /* Enable Inttrupts Globally (asembler Code) */
iaIFR
iaIMR
iaXINT1CR
OxFFFFj
Ox0007j
OxOOOlj
/* Clear all Flags */
/* Enable Intl,2,3 */
/* Enable XINTl */
iaEVAIFRA
iaEVAIFRB
iaEVBIFRA
iaEVAIMRA
iaEVAIMRB
iaEVBIMRA
OxFFFFj
OxFFFFj
OxFFFFj
Ox008lj
OxOOOlj
Ox0080j
/* Clear all Flags */
/* Clear all Flags */
/* Clear all Flags */
/* PDPINTA,Timerl Period Int Enable */
/* Timer2 Period Interrupt Enable */
/* Timer3 Period Interrupt Enable */
/* .
Sine Compare
.*/
void Sin_Comp(void)
{
static int Freq_Cnt = O·,
static int Amp_Cnt = OJ
static int Ampl = OJ
static int Freq = OJ
static int Ref A·- 'static int Ref Bj-static int Ref Cj-
/* Load the counters that sine waves will be l20deg out of phase */
static unsigned int cntl
static unsigned int ent2
static unsigned int ent3
OJ
(64000/3) j
2* (64000/3) j
if (++Freq_Cnt >= 80)
{
/* 5kHz/80 = 62.5 */
/* 648/62.5 = 10.368sek */
Freq_Cnt OJ
if (Freq < 648) Freq++j
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if (++Amp_Cnt >= 25)
{
/* 5kHz/25 = 400 */
/* 2000/200 = 10sek */
Amp_Cnt = Oi
if (Ampl < 1999) Ampl++i
ent1 += Freqi
ent2 += Freqi
ent3 += Freqi
/* 64000/640=100 5kHz/100=50Hz */
/*--*/
if (ent1 >= 64000) ent1 -= 64000i
Ref A = (Sin32767(ent1 » 6))i
Ref A = ((long)Ref_A * (long)Ampl)
iaCMPR1 = 1000 + (Ref_A) i
/* 2Á6=64 i 1000 Pts Sine Tabel */
/* 64*1000=64000 */
» 16i /* Skaal -+ 32767 af na */
/* -+ 1000 */
/*--*/
if (ent2 >= 64000) ent2 -= 64000i
Ref B = (Sin32767(ent2 » 6))i
Ref B = ((long)Ref_B * (long)Ampl)
iaCMPR2 = 1000 + (Ref_B) i
» 16i
/*--*/
if (ent3 >= 64000) ent3 -= 64000i
Ref_C = (Sin32767(ent3 » 6)) i
Ref C = ((long)Ref_C * (long)Ampl)
iaCMPR3 = 1000 + (Ref_C) i
» 16i
/* --
DC to DC
- - * /
void DC_DC(void)
{
/* statie long ent table[21] = {53444,53106,52772,52442,52117,51795,
51477,51163,50853,50547,50244,49945,49650,49358,49069,48784,48502,
48223,47947,47675,47406}i /* For 32767 table */
static long ent_table[21] = {59858,59479,59105,58736,58372,58011,
57655,57303,56956,56613,56274,55939,55608,55281,54958,54639,54323,
54010,53701,53396,53095}i /* 12% aanpassing */
/*Measurement div by 2Á4 with shift in FPGAi4096*8
[(measurement_sum) / (meas_ent/16)]*16i */
32767
unsigned int ent meas = Oi
unsigned int meas1 Oi
unsigned int meas2 = Oi
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unsigned int meas3 Di
unsigned int meas4 Di
unsigned int measS Di
unsigned int meas6 Di
unsigned int meas7 Di
unsigned int meas8 Di
unsigned int meas9 Di
unsigned int measlO Di
unsigned int measll Di
unsigned int meas12 Di
static long measl off Di
static long meas2 off Di-static long meas3 off O·I
static long meas4 off Di
static long measS off O·I
static long meas7 off Di
static long measl zero Di
static long meas2 zero O·I
static long meas3 zero Di-static long meas4 zero Di
static long measS zero Di-static long meas7 zero Di
float measl flt 0.0 i
float meas2 flt 0.0 i
float meas3 flt 0.0 i
float measS flt O.Oi
float meas7 flt O.Oi
static float dutyl O.Oi
static float duty2 O.Oi
static float duty3 0.0 i
int dutyl_int Di
int duty2_int Di
int duty3_int Di
float errntl O.Oi
float errnt2 O.Oi
float errnt3 O.Oi
float Ref I flt = O.Oi
unsigned static int Ref I = Di
unsigned static int Ref Cnt Di
static int enterl = Di
static unsigned int off ent Di
static unsigned int meas_flag = Di
ent_meas = *(MEAS_CNT)i
measl *(I_FN) i
meas2 * (I_AC) i
meas3 * (I_DC) i
meas4 * (I_FB) i
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meas5 * (V_NA);
meas6 * (V_DC1) ;
meas7 * (V_NB);
measB * (V_NC) ;
meas9 * (I FA) ;
meas10 * (V_AC);
meas11 *(I_FC) ;
meas12 * (V_DC2) ;
if (cnt_meas > 177)
{
iaCOMCONA = OxOOOO;/* Put PWM Output in High Impedance State */
iaCOMCONB = OxOOOO;
iaPADATDIR 1= (1«1); /*
iaGPTCONA &= -(1«6); /*
iaPEDATDIR &= -(1«3); /*
iaPEDATDIR 1= (1«5); /*
iaPEDATDIR 1= (1«6); /*
while(l) F2407_Kick_Dog();
Disable ext PWM */
Disable timer compare */
LED4 ON */
LED3 OFF */
LED2 OFF */
if (cnt_meas < 165)
{
if (meas_flag == 1)
{
iaCOMCONA = OxOOOO;/* Put PWM in High Impedance State */
iaCOMCONB = OxOOOO;
iaPADATDIR 1= (1«1) ; /* Disable ext PWM */
iaGPTCONA &= -(1«6) ; /* Disable timer compare */
iaPEDATDIR &= -(1<<3); /* LED4 ON */
iaPEDATDIR 1= (1«5) ; /* LED3 OFF */
iaPEDATDIR 1= (1«6) ; /* LED2 OFF */
while (1) F2407_Kick_Dog();
else
{
meas1 21370;
meas2 21370 ;
meas3 21370;
meas4 21370;
meas5 21370;
meas7 21370 ;
cnt meas -= 157;
/* Div and scale to 32767 */
meas1 ((long)meas1 * cnt table[cnt_meas]) » 16;
meas2 ((long)meas2 * cnt table[cnt_meas]) » 16;_
meas3 ((long)meas3 * cnt table[cnt_meas]) » 16;_
meas4 ((long)meas4 * cnt table[cnt_meas]) » 16;_
meas4 ((long)meas4 * cnt table[cnt_meas]) » 16;_
meas5 ((long)measS * cnt table[cnt_meas]) » 16;_
meas7 ((long)meas7 * cnt table[cnt_meas]) » 16;_
Stellenbosch University http://scholar.sun.ac.za
AppendixD
Page XXVII
if (off cnt++ < 1024) /* 2"'10 */
(
_
meas1 off += ((meas1) -16383); /* Calculating offset */
meas2 off += ((meas2)-16383) ;
meas3 off += ((meas3)-16383) ;
meas4 off += ((meas4)-16383);
meas5 off += ((meas5)-16383);_
meas1 zero += meas1; /* Caluclating zero value */_
meas2 zero += meas2;_
meas3 zero += meas3;
meas4 zero += meas4;
meas5 zero += meas5;
else if (off cnt 1025)
{
_
off cnt += 1;
meas1 off meas1 off » 10; /* Average offset */_
meas2 off meas2 off » 10;
meas3 off meas3 off » 10;_ _
meas4 off meas4 off » 10;
meas5 off meas5 off » 10;_
meas1 zero meas1 zero » 10;/* Average zero value */
meas2 zero meas2 zero » 10;
meas3 zero meas3 zero » 10;
meas4 zero meas4 zero » 10;
meas5 zero meas5 zero » 10;
meas1 zero meas1 zero-meas1 off; /* Zero value */_ _
meas2 zero meas2 zero-meas2 _off;_ _
meas3 zero meas3 zero-meas3 off;_ _
meas4 _zero meas4 zero-meas4 off;_ _
meas5 zero meas5 zero-meas5 off;_ _
else
{
off cnt = 2000;
iaCOMCONA = Ox8200;
iaCOMCONB = Ox8200;
iaPADATDIR &= -(1«1);
iaGPTCONA 1= (1«6);
/* Enable PWM */
/* Enable ext PWM */
/* Enable timer compare */
meas7 off = 2135;
meas7 zero = 16319;
/*--*/
if (meas1 <= meas1_off)
{
meas1 = 0;
else
{
meas1 = meas1-meas1_off;
if (meas1 <= meas1 zero)
{
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measl Oi
else
{
measl measl-measl_zeroi
/*--*/
if (meas2 < meas2_off)
{
meas2 = Oi
else
{
meas2 = meas2-meas2_offi
if (meas2 <= meas2 zero){ _
meas2 = Oi
else
{
}
meas2 meas2-meas2 zerOi
/*--*/
if (meas3 <= meas3_off)
{
}
meas3 = Oi
else
{
meas3 = meas3-meas3_offi
if (meas3 <= meas3 zero){ _
meas3 = Oi
else
{
meas3 meas3-meas3 zerOi
/*--*/
if (meas4 <= meas4_off)
{
meas4 = Oi
else
{
meas4 = meas4-meas4_offi
if (meas4 <= meas4 zero)
{
meas4 = Oi
else
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meas4 meas4-meas4_zero;
/*--*/
if (meas5 <= meas5_off)
{
meas5 = 0;
}
else
{
meas5 = meas5-meas5_off;
if (meas5 <= meas5 zero){ _
meas5 = 0;
else
{
}
meas5 meas5-meas5 zero;
/*--*/
if (meas7 <= meas7_off)
{
meas7 = 0;
else
{
meas7 = meas7-meas7_off;
if (meas7 <= meas7 zero)
{
meas7 = 0;
else
{
meas7 meas7-meas7_zero;
if (++Ref_Cnt <= 16383
{
/* Generating a reference current step */
Ref I flt = 3.0;
cnter1 = 0;
else
{
Ref Cnt = 17000;
Ref I flt = 12.0;
meas1 flt
meas2 flt
meas3 flt
meas5 flt
(float)meas1;
(float)meas2;
(float)meas3;
(float)meas5;
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meas7 flt (float)meas7;
meas1 flt
meas2 flt
meas3 flt
meas5 flt
meas7 flt
(meas1_flt/573.433) ;
(meas2 flt/573.433);
(meas3_flt/573.433);
(meas5_flt/33.74);
(meas7_flt/33.74) ;
/* Scale currents 1:1 */
/* Scale voltages 1:1 */
/* Start of control algorithm */
crrnt1
crrnt2
crrnt3
duty1 =
0.003) ;
duty2 =
0.003);
duty3 =
0.003) ;
duty1_int
duty2_int
duty3_int
(((duty1*meas7_flt) - meas5 flt)/4.8);
(((duty2*meas7_flt) - meas5_flt)/4.28);
(((duty3*meas7_flt) - meas5_flt)/4.14);
((((3.40*(12.0 - (meas1 flt+crrnt1))) + meas5 flt)/meas7_flt) +
/* 3.40 */
((((3.40*(12.0 - (meas2 flt+crrnt2))) + meas5_flt)/meas7_flt) +
/* 3.57 */
((((3.40*(12.0 - (meas3_flt+crrnt3))) + meas5_flt)/meas7_flt) +
/* 3.45 */
(int) (2000.0*duty1) ;
(int) (2000.0*duty2);
(int) (2000.0*duty3);
if (enterl> 199) cnter1 = 199;
meas_test1[cnter1l
meas_test2[cnter1l
meas_test3[cnter1l
/*--*/
/*--*/
/*--*/
meas1;
meas2;
meas3;
if (duty1_int >= 2000)
{
}
duty1_int = 2000;
else if (duty1_int <= 0)
{
duty1_int = 0;
if (duty2_int >= 2000)
{
duty2_int = 2000;
else if (duty2_int <= 0)
{
duty2_int = O·,
}
if (duty3_int >= 2000)
{
duty3_int = 2000;
}
else
{
}
if (duty3_int <= 0)
duty3_int = 0;
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iaCMPRl
iaCMPR4
iaT2CMPR
iaCMPR2
iaCMPR3
duty2_inti /* Phase C meas2 */
duty3_inti /* Phase B with interleave switching */
dutyl_inti /* Phase A with interleave switching */
duty3_inti /* Phase B meas3, normal switching */
dutyl_inti /* Phase A measl, normal switching */
limeas_flag
cnterl += li
iaPBDATDIR 1= (1«7}i/* LEDl OFF */
}
/*-- --
Kick Dog
-- --*/
void F2407_Kick_Dog(void}
{
iaWDKEY
iaWDKEY
Ox55i
OxAAi
/*-- --*/
/*-_ _-
file:
project:
developer:
company:
GESC Int.c
Generic Energy Storage Controller
J.P.F. Mostert
University of Stellenbosch
-_ _-*/
/* -_ _- */
#include IF2407Regs.h"
#define GESC Int
int IntErrCnt = Oi
/* -_ _- */
interrupt void Int_ERR(void}
{
IntErrCnt++i
/* -_ _-*/
interrupt void Int l(}
{
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if ((iaEVAIFRA)&(l))
{
iaPADATDIR 1= (1«1) ; /* Disable ext PWM */
iaGPTCONA &= -(1«6) ; /* Disable timer compare */
iaCOMCONB = OxOOOO; /* Put PWM Output in High Imp State */
iaEVAIFRA 1= (1);
iaPEDATDIR &= -(1<<3); /* LED4 ON */
iaPEDATDIR 1= (1«5) ; /* LED3 OFF */
iaPEDATDIR 1= (1«6) ; /* LED2 OFF */
while(l) F2407_Kick_Dog();
if ((iaXINT1CR)&(1«15))
{
iaXINT1CR 1= (1«15);
iaPEDATDIR &= -(1«6);
iaPBDATDIR &= -(1«4);
DC_DC ();
Sin_Comp ();
/* Clear XINT1 Flag */
/* LED2 ON */
/* Clear measurement */
/* Call DC to DC programme */
/* Call AC to DC programme */
/*
/*................................................................... - - * /
interrupt void Int_2()
{
if ((iaEVAIFRA)&(1«7))
{
iaEVAIFRA 1= (1«7);
F2407 Kick Dog();
iaPBDATDIR-I= (1«4);
iaPEDATDIR &= -(1«5);
iaPBDATDIR &= -(1«7);
/* Clear Timer1 Period Flag */
/* Kick Watchdog */
/* Set measurement */
/* LED3 ON */
/* LED1 ON */
if ((iaEVBIFRA)&(1«7))
{
iaEVAIFRB 1= (1«7);
F2407_Kick_Dog() ;
/* Clear Timer3 Period Flag */
/* Kick Watchdog */
/*
................................................................... - - * /
interrupt void Int_3()
{
if ((iaEVAIFRB)&(l))
{
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iaEVAIFRB 1= (l)j
file:
project:
developer:
company:
date:
version:
.sect "vectors"
/* Timer2 Period Flag */
GESC Vec.asm
Generic Energy Storage Controller
J.P.F. Mostert
University of Stellenbosch
10/12/2002
1.0.0
map to Oh in program space
.ref Int ERR
.ref Int 1, _Int_2, Int_3, c intO
B c intO
BInt 1
BInt 2
BInt 3
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
B Int ERR
Power Drive Protection, XINT1
Timer1/Timer3 Period Interrupt
Timer2 Period Interrupt
INT4 (maskable)
INT5 (maskable)
INT6 (maskable)
Reserved
INTB (software)
INT9 (software)
INT10 (software)
INT11 (software)
INT12 (software)
INT13 (software)
INTl4 (software)
INT15 (software)
INT16 (software)
TRAP instruction
Non Maskable
Reserved
INT20 (software)
INT21 (software)
INT22 (software)
INT23 (software)
INT24 (software)
INT25 (software)
INT26 (software)
INT2? (software)
INT2B (software)
INT29 (software)
INT30 (software)
INT31 (software)
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I*-_································································· .__
file:
project:
developer:
company:
FPGA ADD.h
GESC
J.P.F. Mostert
University of Stellenbosch
2003/04/22 (ver.l.O.O):
*1
#ifndef FPGA ADD
#define FPGA ADD
1* __ __ *1
#include IF2407_TYPES.h"
1* __ __ *1
#define I FB ((VWORD*) OxBOOO)
#define V NA ((VWORD*) OxB001)
#define V DCl ((VWORD*) OxB002)
#define I FN ((VWORD*) OxB003)
#define V NB ((VWORD*) OxB004)
#define V NC ((VWORD*) OxB005)
#define I FA ((VWORD*) OxB006)
#define I DC ((VWORD*) OxB007)
#define V AC ((VWORD*) OxBOOB)
#define I FC ((VWORD*) OxB009)
#define I AC ((VWORD*) OxBOOA)
#define V DC2 ((VWORD*) OxBOOB)
#define MEAS CNT ((VWORD*) OxBOOC)
1* *1
#endif
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LIBRARY ieee;
USE ieeeostd_logic_1164oALL;
USE ieeeostd_logic_arithoALL;
ENTITY CUSTOM DPRAM IS
PORT(
RAM WREN
RAM WR CLK
RAM WR A
RAM WR D
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC_VECTOR(5 DOWNTO 0);
IN STD_LOGIC_VECTOR(15 DOWNTO 0);
WE
RW
RD
DS
DSP CLK
A
D
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC_VECTOR(10 DOWNTO 0);
INOUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END CUSTOM_DPRAM;
ARCHITECTURE a OF CUSTOM DPRAM IS
COMPONENT altdpram1 IS
PORT
(
data
wraddress
rdaddress
wren
rden
clock
q
IN STD LOGIC VECTOR (15 DOWNTO 0);
IN STD LOGIC VECTOR (5 DOWNTO 0);
IN STD LOGIC VECTOR (5 DOWNTO 0);_ _
IN STD LOGIC o- I I' ;
IN STD LOGIC 0- 'l' ;
IN STD LOGIC
OUT STD LOGIC VECTOR (15 DOWNTO 0));
END COMPONENT altdpram1;
SIGNAL LPM_D_IN, LPM D OUT
SIGNAL LPM_RD_A, LPM WR A
SIGNAL LPM_RDEN, LPM WREN
SIGNAL LPM CLK
STD_LOGIC_VECTOR(15 DOWNTO 0);
STD_LOGIC_VECTOR(5 DOWNTO 0);
STD_LOGIC;
STD_LOGIC;
BEGIN
Sl : altdpram1 PORT MAP
(data => LPM_D_IN, wraddress => LPM_WR_A,
rdaddress => LPM_RD_A, wren => LPM_WREN,
rden => LPM_RDEN, clock => LPM_CLK,
q => LPM_D_OUT);
LPM WREN <= RAM_WREN;
LPM WR A <= RAM_WR_A;
LPM D IN <= RAM_WR_D;
LPM CLK <= RAM WR CLK;
PROCESS (RD)
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BEGIN
IF RD = '0' THEN
IF A(lO DOWNTO 6) = "00000" THEN
LPM RD A <= A(5 DOWNTO 0);
LPM RDEN <= '1';
D <= (OTHERS => 'ZIJ;
D <= LPM_D_OUT;
ELSE
LPM_RDEN <= '0';
D <= (OTHERS => 'Z');
END IF;
ELSE
LPM_RDEN <= '0';
D <= (OTHERS => 'Z');
END IF;
END PROCESS;
END a;
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
ENTITY LVDS RECV IS
PORT(
RS
TlPWM
TXD
PDPINTA
XINTI
OPTICIOUT
OPTIC2 OUT
TX OPTIC
ERR Tl
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
IN STD_LOGIC;
RAM WREN
RAM WR CLK
RAM WR A
RAM WR D
OUT STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
LVDS RCLK
LVDS LOCK
LVDS ROUT
LVDS DIN
LVDS SYNC
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC_VECTOR(9 DOWNTO 0) ;
OUT STD_LOGIC_VECTOR(9 DOWNTO 0) ;
OUT STD_LOGIC) ;
END LVDS_RECV;
ARCHITECTURE a OF LVDS RECV IS
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BEGIN
BEGIN
TYPE STATE TYPE IS (LVDS_Sl, LVDS_S2, LVDS_ERR1, LVDS_ERR2)i
SIGNAL state STATE_TYPEi
SIGNAL CNT INTEGER RANGE 0 TO 255i
SIGNAL CNT HLD INTEGER RANGE 0 TO 255i
SIGNAL DSP READY STD_LOGICi
SIGNAL ADD WR STD_LOGICi
SIGNAL T1PWM HLD STD_LOGICi
SIGNAL T1PWM HLD1 STD_LOGICi
SIGNAL LVDS ERR1 FLG STD_LOGICi
SIGNAL LVDS ERR2 FLG STD_LOGICi
SIGNAL XINT FLG STD_LOGICi
SIGNAL PDPINT FLG STD_LOGICi
PDPINTA <= NOT(PDPINT_FLG OR ERR_T1) i
OPTIC2 OUT <= '0' i
PROCESS (LVDS_RCLK)
TYPE ARRAY MEAS IS ARRAY (0 TO 11) OF INTEGER RANGE 0 TO 4096i
VARIABLE MEAS ARR ARRAY_MEASi
VARIABLE LVDS DAT1 STD_LOGIC_VECTOR(3 DOWNTO 0) i
VARIABLE LVDS DAT2 STD_LOGIC_VECTOR(7 DOWNTO O)i
VARIABLE MEAS VAL STD_LOGIC_VECTOR(ll DOWNTO 0) i
VARIABLE MEAS VAL INT INTEGER RANGE 0 TO 4095i
VARIABLE MEAS CNT INTEGER RANGE 0 TO 11i
VARIABLE MEAS CNT VEC STD_LOGIC_VECTOR(5 DOWNTO 0) i
VARIABLE STRT FLG STD_LOGICi
VARIABLE MEAS VEC STD_LOGIC_VECTOR(ll DOWNTO 0) i
VARIABLE DPR WR STD_LOGICi
IF TXD = '1' THEN
STRT FLG := 'O'i
CNT <= 2i
CNT_HLD <= 2i
PDPINT FLG <= 'O'i
XINT1 <= '1' i
OPTIC1 OUT <= 'l'i
OPTIC2 OUT <= '1' i
TX OPTIC <= 'l' i
MEAS_ARR(O) ,- Di
MEAS ARR(l) ,- Di_
MEAS_ARR(2) ,- Di
MEAS_ARR(3) ,- Di
MEAS _ARR(4) ,- 0',
MEAS_ARR(5) ,- Di
MEAS_ARR(6) ,- Di
MEAS_ARR(7) ,- Di
MEAS_ARR(B) ,- Di
MEAS_ARR(9) ,- Di
MEAS_ARR(10) ,- Di
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MEAS_ARR(ll) := Oi
state <= LVDS_Sli
ELSIF LVDS RCLK'EVENT AND LVDS RCLK '1' THEN
CASE state IS
WHEN LVDS Sl =>
RAM WR CLK <= '1' i
IF LVDS LOCK = '0' THEN
IF LVDS_ROUT(9 DOWNTO 4) = "010101" THEN
LVDS_DAT1 := LVDS_ROUT(3 DOWNTO 0) i
STRT FLG := '1' i
MEAS CNT := 0 i
state <= LVDS_S2i
ELSIF LVDS_ROUT(9 DOWNTO 4)= "000101" AND
STRT FLG '1' THEN
LVDS_DAT1 := LVDS_ROUT(3 DOWNTO 0) i
state <= LVDS_S2i
ELSIF STRT FLG '1' AND LVDS_ROUT(9 DOWNTO 4)
/= "000101" THEN
state <= LVDS ERR1i_
ELSE
CNT <= CNT HLDi_
STRT FLG .- '0 'i
state <= LVDS_Sli
END IFi
ELSE
state <= LVDS_ERR2i
END IFi
WHEN LVDS S2 =>
RAM WR CLK <= '0' i
IF LVDS LOCK = '0' THEN
IF LVDS_ROUT(9 DOWNTO 8) "10" THEN
PDPINT_FLG <= 'O'i
LVDS_DAT2 := LVDS_ROUT(7 DOWNTO 0) i
MEAS_VAL := (LVDS_DAT1)&(LVDS_DAT2) i
MEAS VAL INT .-
CONV INTEGER(UNSIGNED(MEAS_VAL)) i
MEAS_ARR(MEAS_CNT) .- MEAS_VAL_INTi
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IF DPR WR = '1' THEN
RAM_WREN <= '1' i
MEAS CNT VEC :=
CONV_STD_LOGIC_VECTOR(MEAS_CNT,6) i
RAM WR A <= MEAS_CNT_VECi
MEAS VEC :=
CONY STD LOGIC VECTOR(MEAS ARR(MEAS_CNT),12) i
MEAS_ARR(MEAS_CNT) := MEAS VAL INTi
RAM_WR_D <= MEAS_VAL(ll DOWNTO
0)&("0000") i -- Change(19 down to 4)
ADD_WR < = '1' i
IF MEAS CNT = 11 THEN
DPR WR := 'O'i
ADD WR <= '0' i
DSP READY <= 'O'i
XINT FLG <= 'O'i
XINT1 <= 'O'i
END IFi
ELSE
XINT FLG <= '1' i
XINT1 <= XINT_FLGi
RAM WREN <= '0' i
END IFi
IF MEAS CNT = 11 THEN
STRT FLG := 'O'i -- New cycle start
CNT <= CNT+1i
IF DSP READY = '1' THEN
IF ADD WR = '0' THEN
RAM WREN <= '1' i
RAM WR A <= "001100"i
RAM WR D <=
CONV_STD_LOGIC_VECTOR(CNT,16) i
CNT <= 2i
DPR WR .- 'l'i
END IFi
ELSE
DPR WR .- 'O'i
END IFi
END IFi
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THEN
END a;
T1PWM_HLD <= T1PWM;
T1PWM HLD1 <= T1PWM_HLD;
IF T1PWM HLD = '0' AND T1PWM '1' THEN
DSP READY <= '1';
ELSIF T1PWM HLD1 '0' AND T1PWM '1'
SP READY <= '1';
END IF;
MEAS CNT := MEAS_CNT+1;
CNT_HLD < = CNT;
state <= LVDS_Sl;
ELSE
state <= LVDS ERR1;
END IF;
ELSE
state <= LVDS_ERR2;
END IF;
WHEN LVDS ERR1 =>
STRT FLG .- '0';
LVDS ERR1 FLG <= NOT(LVDS_ERR1_FLG);
OPTIC1_OUT <= LVDS_ERR1_FLG; -- LED AAN AS ERR
state <= LVDS_Sl;
WHEN LVDS ERR2 =>
PDPINT FLG <= '1';
LVDS ERR2 FLG <= '1';
TX OPTIC <= '0'; -- LED AAN AS ERR
END CASE;
END IF;
END PROCESS;
Stellenbosch University http://scholar.sun.ac.za
AppendixF
Page XLII
F
GESM,S Tirmuiare I
Stellenbosch University http://scholar.sun.ac.za
AppendixF
Page XLIII
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
ENTITY TEST PROJ IS
PORT(
RW INT
RD INT
CSO INT
CSl INT
D INT
RW A EXT
RD A EXT
CSO A EXT
CSl A EXT
D A EXT
D A INT OUT
RW B EXT
RD B EXT
CSO B EXT
CSl B EXT
D B EXT
D B INT OUT
RW C EXT
RD C EXT
CSO C EXT
CSl C EXT
D C EXT
D C INT OUT_ _ _
END TEST_PROJ;
ARCHITECTURE a OF TEST PROJ IS
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC;
IN STD_LOGIC_VECTOR(ll DOWNTO 0);
OUT STD_LOGIC;
OUT STD_LOGICi
OUT STD_LOGIC;
OUT STD_LOGIC;
INOUT STD_LOGIC VECTOR(ll DOWNTO 0);
OUT STD_LOGIC_VECTOR(ll DOWNTO 0);
OUT STD_LOGIC;
OUT STD_LOGI C ;
OUT STD_LOGIC;
OUT STD_LOGIC;
INOUT STD_LOGIC VECTOR(ll DOWNTO O)i
OUT STD_LOGIC_VECTOR(ll DOWNTO 0) i
OUT STD_LOGIC;
OUT STD_LOGICi
OUT STD_LOGICi
OUT STD_LOGIC;
INOUT STD_LOGIC VECTOR(ll DOWNTO 0);
OUT STD_LOGIC_VECTOR(ll DOWNTO 0)) i
BEGIN
SIGNAL KAAS : STD_LOGIC_VECTOR(ll DOWNTO 0);
RW_A_EXT <= RW_INT;
RD_A_EXT <= RD_INT;
CSO A EXT <= CSO_INT;
CS1_A_EXT <= CS1_INT;
RW_B_EXT <= RW_INT;
RD_B_EXT <= RD_INT;
CSO B EXT <= CSO_INT;
CSl B EXT <= CS1_INT;
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RW_C_EXT <= RW_INTi
RD_C_EXT <= RD_INTi
CSO C EXT <= CSO_INTi
CSI_C_EXT <= CSI INTi
PROCESS (RW_INT)
BEGIN
IF RW INT '0' THEN
D A EXT <= D INTi_
D B EXT <= D INTi_
D C EXT <= D INTi_
D A INT OUT <= (OTHERS => 'Z') i
D B INT OUT <= (OTHERS => 'Z' ) i
D C INT OUT <= (OTHERS => 'Z' ) i
ELSE
D A EXT <= (OTHERS => 'Z') i
DB EXT <= (OTHERS => 'Z'}i
D C EXT <= (OTHERS => 'Z'}i
D A INT OUT <= D_A_EXTi
D B INT OUT <= D_B_EXTi
D C INT OUT <= D_C_EXTi
END IFi
END PROCESSi
END ai
LIBRARY ieeei
USE ieee.std_logic_1164.ALLi
USE ieee.std_logic_arith.ALLi
ENTITY EPLD MEAS IS
PORT(
CLK
RS
LED
IN STD_LOGICi
IN STD_LOGICi
OUT STD_LOGIC_VECTOR(3 DOWNTO O) i
LVDS TCLK
LVDS SYNC
LVDS DIN
LVDS ROUT
LVDS LOCK
LVDS RCLK
OUT STD_LOGICi
OUT STD_LOGICi
OUT STD_LOGIC_VECTOR(9 DOWNTO O} i
IN STD_LOGIC_VECTOR(9 DOWNTO O}i
IN STD_LOGICi
IN STD_LOGICi
CSO ABC
CSI ABC
RW ABC
RD ABC
D ABC
OUT STD_LOGICi
OUT STD_LOGICi
OUT STD_LOGICi
OUT STD_LOGICi
OUT STD LOGIC_VECTOR(II DOWNTO O} i
SYNC A IN STD_LOGICi
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SYNC B
SYNC C
CONVCLK A
CONVCLK B
CONVCLK C
D A RECV
D B RECV
D C RECV
IN STD_LOGIC;
IN STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
OUT STD_LOGIC;
IN STD_LOGIC_VECTOR(ll DOWNTO 0);
IN STD_LOGIC_VECTOR(ll DOWNTO 0);
IN STD_LOGIC_VECTOR(ll DOWNTO 0));
END EPLD_MEAS;
ARCHITECTURE a OF EPLD MEAS IS
TYPE STATE_TYPE IS(WR_Sl, WR_S2, WR_S3, WR_S4, WR_S5, WR S6,
WR_S7, WR_S8, WR_S9, WR_SlO, WR_Sll, WR_S12, WR_S13, WR_S14, WR_S15);
TYPE STATE1_TYPE IS (CLK_Sl, CLK_S2, CLK_S3, CLK_S4, CLK_S5,
CLK_S6, CLK_S7, CLK_S8);
TYPE STATE2_TYPE IS (RD_Sl, RD_S2, RD_S3, RD_S4);
TYPE STATE3_TYPE IS(LVDS_Sl, LVDS_S2, LVDS_S3, LVDS_S4, LVDS S5,
LVDS_S6, LVDS_S7, LVDS_S8, LVDS_S9, LVDS_SlO, LVDS_Sll, LVDS_S12);
TYPE STATE4_TYPE IS (TMG_Sl, TMG_S2, TMG_S3, TMG_S4, TMG_S5,
TMG_S6, TMG_S7, TMG_S8, TMG_S9, TMG_SlO, TMG_Sll, TMG_S12, TMG_S13,
TMG_S14, TMG_S15, TMG_S16, TMG_S17, TMG_S18, TMG_S19, TMG_S20, TMG_S2l,
TMG_S22, TMG_S23);
SIGNAL state STATE_TYPE;
SIGNAL statel STATE1_TYPE;
SIGNAL state2 STATE2_TYPE;
SIGNAL state3 STATE3_TYPE;
SIGNAL state4 STATE4_TYPE;
SIGNAL RD STRT STD_LOGIC_VECTOR(l DOWNTO 0);
SIGNAL SLOWCLK STD_LOGIC;
SIGNAL RDCLK STD_LOGIC;
SIGNAL CSCLK STD_LOGIC;
SIGNAL RDPLS STD_LOGIC;
SIGNAL LVDSPLS STD_LOGIC;
SIGNAL CSO TMP : STD_LOGIC;
SIGNAL WR TMP STD_LOGIC;
SIGNAL SYNC ABC STD_LOGIC;
SIGNAL CNT INTEGER RANGE 0 TO 1023;
SIGNAL TMP D Al STD_LOGIC_VECTOR(19 DOWNTO 0);
SIGNAL TMP D Bl STD_LOGIC_VECTOR(19 DOWNTO 0);
SIGNAL TMP D Cl STD_LOGIC_VECTOR(19 DOWNTO 0) ;
SIGNAL TMP D C2 STD_LOGIC_VECTOR(19 DOWNTO 0) ;
BEGIN
LVDS_TCLK <= NOT (CLK);
SYNC_ABC <= (SYNC_A OR SYNC B OR SYNC_C) ;
PROCESS (CLK)
BEGIN
IF RS '0' THEN
RD STRT <= "00";
LVDS SYNC <= '1';
CNT <= 0;
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state <= WR_Sl;
state2 <= RD_Sl;
ELSIF CLK'EVENT AND CLK '1' THEN
CASE state IS
WHEN WR Sl =>
IF RD STRT = "00" THEN
CSO_TMP <= '0';
WR_TMP <= '0';
D ABC <= "010000000001"; --Ox401
state <= WR_S2;
ELSE
state <= WR_Sl;
END IF;
WHEN WR S2 =>
eso TMP <= '0';
WR_TMP <= '1';
state <= WR_S3;
WHEN WR S3 =>
CSO TMP <= '1';
WR_TMP < = '1';
state <= WR_S4;
WHEN WR S4 =>
CSO TMP <= '0';
WR_TMP <= '0';
D ABC <= "010000000000";--Ox400
state <= WR_SS;
WHEN WR SS =>
CSO TMP <= '0';
WR_TMP <= '1';
state <= WR_S6;
WHEN WR S6 =>
CSO TMP <= '1';
WR_TMP <= '1';
state <= WR_S7;
WHEN WR S7 =>
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CSO_TMP <= '0';
WR_TMP <= '0';
D ABC <= "000010011000";
state <= WR_S8;
WHEN WR S8 =>
CSO TMP <= '0';
WR_TMP <= '1';
state <= WR_S9;
WHEN WR S9 =>
CSO TMP <= '1';
WR_TMP <= '1';
state <= WR_S10;
WHEN WR SlO =>
CSO TMP <= '0';
WR_TMP < = '0';
D ABC <= "010010000010";--Ox482
state <= WR_Sll;
WHEN WR Sl1 =>
CSO_TMP <= '0';
WR_TMP < = '1';
LVDS_SYNC <= '0';
state <= WR_S12;
WHEN WR S12 =>
CSO TMP <= '1';
WR_TMP <= '1';
LVDS_SYNC <= '0';
state <= WR_S13;
WHEN WR S13 =>
CNT <= CNT+1;
IF CNT 1029 THEN .
RD STRT <= "10";
state <= WR_S14;
END IF;
state <= WR_S14;
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WHEN WR S14 =>
IF SYNC ABC = '0' THEN
RD_STRT <= "11";
state <= WR_S14;
ELSE
RD_STRT < = "10";
state <= WR_S14;
END IF;
WHEN WR S15 =>
RD~STRT <= "Ol";
state <= WR_Sl;
END CASE;
END IF;
END PROCESS;
PROCESS (CLK)
BEGIN
IF CLK'EVENT AND CLK
CASE state2 IS
'0' THEN
WHEN RD Sl =>
IF RDPLS = '1' THEN
TMP D Al <= ("010101")&(D_A_RECV(ll DOWNTO
8))&("10")&(D_A_RECV(7 DOWNTO 0));
TMP D Bl <= ("000101")&(D_B_RECV(ll DOWNTO
8))&("10")&(D_B_RECV(7 DOWNTO 0));
TMP D Cl <= ("000101")&(D_C_RECV(ll DOWNTO
8))&("10")&(D_C_RECV(7 DOWNTO 0));
state2 <= RD_S2;
END IF;
WHEN RD S2 =>
IF RDPLS = '1' THEN
TMP D Al <= ("000101")&(D_A_RECV(ll DOWNTO
8))&("10")&(D_A_RECV(7 DOWNTO 0));
TMP D Bl <= ("000101")&(D_B_RECV(ll DOWNTO
8))&("10")&(D_B_RECV(7 DOWNTO 0));
TMP D C2 <= ("000101")&(D_C_RECV(ll DOWNTO
8))&("10")&(D_C_RECV(7 DOWNTO 0));
state2 <= RD_S3;
END IF;
WHEN RD S3 =>
IF RDPLS = '1' THEN
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TMP D Al <= ("000101")&(D_A_RECV(11 DOWNTO
8))&("10")&(D_A_RECV(7 DOWNTO 0))i --
TMP D Bl <= ("000101")&(D_B_RECV(11 DOWNTO
8))&("10")&(D_B_RECV(7 DOWNTO 0))i
TMP D Cl <= ("000101")&(D_C_RECV(11 DOWNTO
8))&("10")&(D_C_RECV(7 DOWNTO 0))i
state2 <= RD S4i_
END IFi
WHEN RD S4 =>
IF RDPLS '1' THEN
TMP D Al <= ("000101")&(D_A_RECV(1l DOWNTO
8))&("10")&(D_A_RECV(7 DOWNTO O))i--
TMP D Bl <= ("000101")&(D_B_RECV(11 DOWNTO
8))& ("10")& (D_B_RECV(7 DOWNTO 0)) i
TMP D C2 <= ("000101")&(D_C_RECV(1l DOWNTO
8))&("10")&(D_C_RECV(7 DOWNTO 0)) i
state2 <= RD_Sli
END IFi
END CASEi
END IFi
END PROCESSi
PROCESS (CLK)
BEGIN
IF CLK'EVENT AND CLK
CASE state3 IS
'1' THEN
WHEN LVDS Sl =>
IF LVDSPLS = '1' THEN
LVDS DIN <= TMP_D_A1(19 DOWNTO 10)i
LED (0) < = '1' i
state3 <= LVDS_S2i
ELSE
LVDS_DIN <= ("0011111111") i
LED (0) <= '0' i
state3 <= LVDS_Sli
END IFi
WHEN LVDS S2 =>
LVDS_DIN <= TMP_D_A1(9 DOWNTO O)i
state3 <= LVDS S3i
WHEN LVDS S3 =>
LVDS_DIN <= TMP_D_B1(19 DOWNTO 10)i
state3 <= LVDS_S4i
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WHEN LVDS S4 =>
LVDS_DIN <= TMP_D_B1(9 DOWNTO 0);
state3 <= LVDS_S5;
WHEN LVDS SS =>
LVDS_DIN <= TMP_D_C1(19 DOWNTO 10);
state3 <= LVDS_S6;
WHEN LVDS S6 =>
LVDS_DIN <= TMP_D_C1(9 DOWNTO 0);
state3 <= LVDS_S7;
WHEN LVDS S7 =>
IF LVDSPLS = '1' THEN
LVDS DIN <= TMP_D_A1(19 DOWNTO 10);
LED (0) < = '1';
state3 <= LVDS_SB;
ELSE
LVDS_DIN <= ("0011111111");
LED (0) < = '0';
state3 <= LVDS_S7;
END IF;
WHEN LVDS SB =>
LVDS_DIN <= TMP_D_A1(9 DOWNTO 0);
state3 <= LVDS_S9;
WHEN LVDS S9 =>
LVDS_DIN <= TMP_D_B1(19 DOWNTO 10);
state3 <= LVDS_S10;
WHEN LVDS SlO =>
LVDS_DIN <= TMP_D_B1(9 DOWNTO 0);
state3 <= LVDS_Sll;
WHEN LVDS Sll =>
LVDS_DIN <= TMP_D_C2(19 DOWNTO 10);
state3 <= LVDS_S12;
WHEN LVDS S12 =>
LVDS DIN <= TMP_D_C2(9 DOWNTO 0);
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state3 <= LVDS_Sl;
END CASE;
END IF;
END PROCESS;
PROCESS (CLK)
BEGIN
IF CLK'EVENT AND CLK = 'Q' THEN
CASE statel IS
WHEN CLK SI =>
SLOWCLK <= 'Q';
statel <= CLK_S2;
WHEN CLK S2 =>
SLOWCLK <= 'Q';
state I <= CLK_S3;
WHEN CLK S3 =>
SLOWCLK <= 'Q';
statel <= CLK_S4;
WHEN CLK S4 =>
SLOWCLK <= '1';
statel <= CLK_SS;
WHEN CLK SS =>
SLOWCLK <= '1';
statel <= CLK_S6;
WHEN CLK S6 =>
SLOWCLK <= '1';
statel <= CLK_Sl;
WHEN CLK S7 =>
SLOWCLK <= '1';
statel <= CLK_S8;
WHEN CLK S8 =>
SLOWCLK <= '1';
state I <= CLK_Sl;
END CASE;
END IF;
END PROCESS;
PROCESS (CLK)
BEGIN
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IF CLK'EVENT AND CLK = '0' THEN
CASE state4 IS
WHEN TMG Sl => --start
CSCLK <= '1' ;
RDCLK <= '1' ;
RDPLS <= '0' ;
LVDSPLS <= ' 0 ' ;
IF RD STRT = "11" THEN
state4 <= TMG_S2;
ELSE
state4 <= TMG_Sl;
END IF;
WHEN TMG S2 => --1
CSCLK <= '0';
RDCLK <= '0';
RDPLS <= '1';
LVDSPLS <= '0';
state4 <= TMG_S3;
WHEN TMG S3 => --1
CSCLK <= '0';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '0';
state4 <= TMG_S4;
WHEN TMG S4 => --1
CSCLK <= '1';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '1';
state4 <= TMG_S5;
WHEN TMG SS => --2
CSCLK <= '1';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '0';
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state4 <= TMG_S6;
WHEN TMG S6 => --2
CSCLK <= '1';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '0';
state4 <= TMG_S7;
WHEN TMG S7 => --2
CSCLK <= '1';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '0';
state4 <= TMG S8;
WHEN TMG S8 => --2
CSCLK <= '0' ;
RDCLK <= '0' ;
RDPLS <= '1' ;
LVDSPLS <= ' 0 ' ;
state4 <= TMG S9;
WHEN TMG S9 => --2
CSCLK <= '0' ;
RDCLK <= '1' ;
RDPLS <= ' 0 ' ;
LVDSPLS <= '0' ;
state4 <= TMG SlO;
WHEN TMG SlO => --2
CSCLK <= '1' ;
RDCLK <= '1' ;
RDPLS <= '0' ;
LVDSPLS <= '1' ;
state4 <= TMG Sl1;
WHEN TMG Sl1 => --3
CSCLK <= 'l' ;
RDCLK <= '1' i
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RDPL8 <= '0';
LVD8PL8 <= '0';
state4 <= TMG_812;
WHEN TMG 812 => --3
C8CLK <= '1';
RDCLK <= '1';
RDPL8 <= '0' ;
LVD8PL8 <= '0' ;
state4 <= TMG 813;
WHEN TMG 813 => --3
C8CLK <= '1';
RDCLK <= '1';
RDPL8 <= '0' ;
LVD8PL8 <= ' 0 ' ;
state4 <= TMG 814;
WHEN TMG 814 => --3
C8CLK <= '0' ;
RDCLK <= '0' ;
RDPL8 <= '1';
LVD8PL8 <= '0' ;
state4 <= TMG 815;
WHEN TMG 815 => --3
C8CLK <= '0' ;
RDCLK <= '1';
RDPL8 <= '0' ;
LVD8PL8 <= '0' ;
state4 <= TMG 816;
WHEN TMG 816 => --3
C8CLK <= '1';
RDCLK <= '1';
RDPL8 <= '0' ;
LVD8PL8 <= '1 ';
state4 <= TMG 817;
WHEN TMG 817 => --4
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C8CLK <= 'I' ;
RDCLK <= '1';
RDPL8 <= '0';
LVD8PL8 <= '0';
state4 <= TMG 818;
WHEN TMG 818 => --4
C8CLK <= 'I' ;
RDCLK <= 'I' ;
RDPL8 <= '0';
LVD8PL8 <= '0';
state4 <= TMG 819;
WHEN TMG 819 => --4
C8CLK <= 'I' ;
RDCLK <= 'I' ;
RDPL8 <= '0';
LVD8PL8 <= '0';
state4 <= TMG 820;
WHEN TMG 820 => --4
C8CLK <= 101 i
RDCLK <= '0';
RDPL8 <= 'I' ;
LVD8PL8 <= '0';
state4 <= TMG 821;
WHEN TMG 821 => --4
C8CLK <= '0';
RDCLK <= '1';
RDPL8 <= '0 ';
LVD8PL8 <= '0';
state4 <= TMG 822;
WHEN TMG 822 => --4
C8CLK <= 'I' ;
RDCLK <= 'I' ;
RDPL8 <= '0';
LVD8PL8 <= ' I' ;
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state4 <= TMG_S23;
WHEN TMG S23 => --end
CSCLK <= '1';
RDCLK <= '1';
RDPLS <= '0';
LVDSPLS <= '0';
state4 <= TMG_Sl;
END CASE;
END IF;
END PROCESS;
WITH RD_STRT(l) SELECT
CSO ABC <= CSO TMP WHEN '0' ,
CSCLK WHEN '1',
'1' WHEN OTHERS;
WITH RD_STRT(l) SELECT
CS1 ABC <= NOT(CSO_TMP)WHEN '0',
NOT (CSCLK) WHEN '1',
'0 ' WHEN OTHERS;
WITH RD_STRT(l) SELECT
RD ABC <= '1 '
RDCLK
'1 '
WHEN '0',
WHEN '1',
WHEN OTHERS;
WITH RD STRT(l) SELECT
RW ABC <= WR TMP
'1 '
'1 '
WHEN '0',
WHEN '1',
WHEN OTHERS;
WITH RD_STRT(l) SELECT
CONVCLK A <= SLOWCLK WHEN '1',
'1' WHEN OTHERS;
WITH RD STRT (1) SELECT
CONVCLK B <= SLOWCLK WHEN '1',
'1' WHEN OTHERS;
WITH RD STRT(l) SELECT_
CONVCLK C <= SLOWCLK WHEN '1',
'1' WHEN OTHERS;
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LED(3 DOWNTO 1) <= "111";
END a;
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